mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-06 11:16:15 +09:00
a7bcace28a
Full conversion to dm for all boards, legacy code removed. Signed-off-by: Angelo Durgehello <angelo.dureghello@timesys.com>
23 lines
517 B
Plaintext
23 lines
517 B
Plaintext
* Freescale ColdFire FEC ethernet controller
|
|
|
|
Required properties:
|
|
- compatible: should be "fsl,mcf-fec"
|
|
- reg: address and length of the register set for the device.
|
|
|
|
Optional properties:
|
|
- mii-base: index of FEC reg area, 0 for FEC0, 1 for FEC1
|
|
- max-speed: max speedm Mbits/sec
|
|
- phy-addr: phy address
|
|
- timeout-loop: integer value for driver loops time out
|
|
|
|
|
|
Example:
|
|
|
|
fec0: ethernet@fc030000 {
|
|
compatible = "fsl,mcf-fec";
|
|
reg = <0xfc030000 0x400>;
|
|
mii-base = <0>;
|
|
phy-addr = <0>;
|
|
timeout-loop = <5000>;
|
|
};
|