mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-09-13 00:03:26 +09:00
![]() The match controller register is not cleared during initialization. However, some bits of this register may reset the TC if tnMRx match it. As we can't make any assumption about how U-Boot is launched by the first stage bootloader (such as S1L) clearing this register ensure that the timers work as expected. Signed-off-by: Gregory CLEMENT <gregory.clement@bootlin.com> |
||
---|---|---|
.. | ||
armada100 | ||
lpc32xx | ||
mx25 | ||
mx27 | ||
mxs | ||
orion5x | ||
spear | ||
cache.c | ||
cpu.c | ||
Makefile | ||
start.S |