mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-11 13:46:17 +09:00
87c0b72908
This patch adds a generic command for programming I2C bootstrap eeproms on PPC4xx. An implementation for Canyonlands board is included. The command name is intentionally chosen not to be PPC4xx specific. This way other CPU's/SoC's can implement a similar command under the same name, perhaps with a different syntax. Usage on Canyonlands: => chip_config Available configurations (I2C address 0x52): 600-nor - NOR CPU: 600 PLB: 200 OPB: 100 EBC: 100 600-nand - NAND CPU: 600 PLB: 200 OPB: 100 EBC: 100 800-nor - NOR CPU: 800 PLB: 200 OPB: 100 EBC: 100 800-nand - NAND CPU: 800 PLB: 200 OPB: 100 EBC: 100 1000-nor - NOR CPU:1000 PLB: 200 OPB: 100 EBC: 100 1000-nand - NAND CPU:1000 PLB: 200 OPB: 100 EBC: 100 1066-nor - NOR CPU:1066 PLB: 266 OPB: 88 EBC: 88 *** 1066-nand - NAND CPU:1066 PLB: 266 OPB: 88 EBC: 88 => chip_config 600-nor Using configuration: 600-nor - NOR CPU: 600 PLB: 200 OPB: 100 EBC: 100 done (dump via 'i2c md 52 0.1 10') Reset the board for the changes to take effect Other 4xx boards will be migrated to use this command soon as well. Signed-off-by: Stefan Roese <sr@denx.de> Signed-off-by: Dirk Eibach <eibach@gdsys.de> Acked-by: Matthias Fuchs <matthias.fuchs@esd.eu>
90 lines
2.1 KiB
Makefile
90 lines
2.1 KiB
Makefile
#
|
|
# (C) Copyright 2000-2006
|
|
# Wolfgang Denk, DENX Software Engineering, wd@denx.de.
|
|
#
|
|
# See file CREDITS for list of people who contributed to this
|
|
# project.
|
|
#
|
|
# This program is free software; you can redistribute it and/or
|
|
# modify it under the terms of the GNU General Public License as
|
|
# published by the Free Software Foundation; either version 2 of
|
|
# the License, or (at your option) any later version.
|
|
#
|
|
# This program is distributed in the hope that it will be useful,
|
|
# but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
# GNU General Public License for more details.
|
|
#
|
|
# You should have received a copy of the GNU General Public License
|
|
# along with this program; if not, write to the Free Software
|
|
# Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
# MA 02111-1307 USA
|
|
#
|
|
|
|
include $(TOPDIR)/config.mk
|
|
|
|
LIB = $(obj)lib$(CPU).a
|
|
|
|
START := resetvec.o
|
|
START += start.o
|
|
|
|
SOBJS := cache.o
|
|
SOBJS += dcr.o
|
|
SOBJS += kgdb.o
|
|
|
|
COBJS := 40x_spd_sdram.o
|
|
COBJS += 44x_spd_ddr.o
|
|
COBJS += 44x_spd_ddr2.o
|
|
ifdef CONFIG_PPC4xx_DDR_AUTOCALIBRATION
|
|
COBJS += 4xx_ibm_ddr2_autocalib.o
|
|
endif
|
|
COBJS += 4xx_pci.o
|
|
COBJS += 4xx_pcie.o
|
|
COBJS += bedbug_405.o
|
|
ifdef CONFIG_CMD_CHIP_CONFIG
|
|
COBJS += cmd_chip_config.o
|
|
endif
|
|
COBJS += commproc.o
|
|
COBJS += cpu.o
|
|
COBJS += cpu_init.o
|
|
COBJS += denali_data_eye.o
|
|
COBJS += denali_spd_ddr2.o
|
|
COBJS += ecc.o
|
|
COBJS += fdt.o
|
|
COBJS += i2c.o
|
|
COBJS += interrupts.o
|
|
COBJS += iop480_uart.o
|
|
COBJS += sdram.o
|
|
COBJS += speed.o
|
|
COBJS += tlb.o
|
|
COBJS += traps.o
|
|
COBJS += usb.o
|
|
COBJS += usb_ohci.o
|
|
COBJS += usbdev.o
|
|
ifndef CONFIG_XILINX_440
|
|
COBJS += 4xx_uart.o
|
|
COBJS += gpio.o
|
|
COBJS += miiphy.o
|
|
COBJS += uic.o
|
|
else
|
|
COBJS += xilinx_irq.o
|
|
endif
|
|
|
|
SRCS := $(START:.o=.S) $(SOBJS:.o=.S) $(COBJS:.o=.c)
|
|
OBJS := $(addprefix $(obj),$(SOBJS) $(COBJS))
|
|
START := $(addprefix $(obj),$(START))
|
|
|
|
all: $(obj).depend $(START) $(LIB)
|
|
|
|
$(LIB): $(OBJS)
|
|
$(AR) $(ARFLAGS) $@ $(OBJS)
|
|
|
|
#########################################################################
|
|
|
|
# defines $(obj).depend target
|
|
include $(SRCTREE)/rules.mk
|
|
|
|
sinclude $(obj).depend
|
|
|
|
#########################################################################
|