mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-08 04:06:15 +09:00
e71b422bd7
make the CPU clock selectable via Kconfig this removes the sunxi specific CONFIG_CLK_FULL_SPEED defined in each soc header and replaces it's use in board/sunxi/board.c with CONFIG_SYS_CLK_FREQ from Kconfig which allows us to configure board specific frequency on boot Signed-off-by: Iain Paton <ipaton0@gmail.com> [hdegoede@redhat.com s/CONFIG_SYS_CLK_FREQ/CONFIG_TIMER_CLK_FREQ/ for the arch-timer clk speed on sun7i to fix mis-compile on sun7i] Acked-by: Hans de Goede <hdegoede@redhat.com> Signed-off-by: Hans de Goede <hdegoede@redhat.com>
33 lines
756 B
C
33 lines
756 B
C
/*
|
|
* (C) Copyright 2012-2013 Henrik Nordstrom <henrik@henriknordstrom.net>
|
|
* (C) Copyright 2013 Luke Kenneth Casson Leighton <lkcl@lkcl.net>
|
|
*
|
|
* Configuration settings for the Allwinner A20 (sun7i) CPU
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
#ifndef __CONFIG_H
|
|
#define __CONFIG_H
|
|
|
|
/*
|
|
* A20 specific configuration
|
|
*/
|
|
|
|
#ifdef CONFIG_USB_EHCI
|
|
#define CONFIG_USB_EHCI_SUNXI
|
|
#define CONFIG_USB_MAX_CONTROLLER_COUNT 2
|
|
#endif
|
|
|
|
#define CONFIG_ARMV7_PSCI 1
|
|
#define CONFIG_ARMV7_SECURE_BASE SUNXI_SRAM_B_BASE
|
|
#define CONFIG_TIMER_CLK_FREQ 24000000
|
|
|
|
/*
|
|
* Include common sunxi configuration where most the settings are
|
|
*/
|
|
#include <configs/sunxi-common.h>
|
|
|
|
#define CONFIG_MACH_TYPE (4283 | ((CONFIG_MACH_TYPE_COMPAT_REV) << 28))
|
|
|
|
#endif /* __CONFIG_H */
|