mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-26 11:58:52 +09:00
![Paul Burton](/assets/img/avatar_default.png)
This patch adds a driver for the Xilinx AXI bridge for PCI express, an IP block which can be used on some generations of Xilinx FPGAs. This is mostly a case of implementing PCIe ECAM specification, but with some quirks about what devices are valid to access. Signed-off-by: Paul Burton <paul.burton@imgtec.com> Reviewed-by: Simon Glass <sjg@chromium.org>
35 lines
1.1 KiB
Makefile
35 lines
1.1 KiB
Makefile
#
|
|
# (C) Copyright 2000-2007
|
|
# Wolfgang Denk, DENX Software Engineering, wd@denx.de.
|
|
#
|
|
# SPDX-License-Identifier: GPL-2.0+
|
|
#
|
|
|
|
ifneq ($(CONFIG_DM_PCI),)
|
|
obj-y += pci_rom.o
|
|
obj-$(CONFIG_PCI) += pci-uclass.o pci_auto.o
|
|
obj-$(CONFIG_DM_PCI_COMPAT) += pci_compat.o
|
|
obj-$(CONFIG_PCI_SANDBOX) += pci_sandbox.o
|
|
obj-$(CONFIG_SANDBOX) += pci-emul-uclass.o
|
|
obj-$(CONFIG_X86) += pci_x86.o
|
|
else
|
|
obj-$(CONFIG_PCI) += pci.o pci_auto_old.o
|
|
endif
|
|
obj-$(CONFIG_PCI) += pci_auto_common.o pci_common.o
|
|
|
|
obj-$(CONFIG_FSL_PCI_INIT) += fsl_pci_init.o
|
|
obj-$(CONFIG_PCI_INDIRECT_BRIDGE) += pci_indirect.o
|
|
obj-$(CONFIG_PCI_GT64120) += pci_gt64120.o
|
|
obj-$(CONFIG_PCI_MSC01) += pci_msc01.o
|
|
obj-$(CONFIG_PCIE_IMX) += pcie_imx.o
|
|
obj-$(CONFIG_FTPCI100) += pci_ftpci100.o
|
|
obj-$(CONFIG_PCI_MVEBU) += pci_mvebu.o
|
|
obj-$(CONFIG_SH4_PCI) += pci_sh4.o
|
|
obj-$(CONFIG_SH7751_PCI) +=pci_sh7751.o
|
|
obj-$(CONFIG_SH7780_PCI) +=pci_sh7780.o
|
|
obj-$(CONFIG_PCI_TEGRA) += pci_tegra.o
|
|
obj-$(CONFIG_TSI108_PCI) += tsi108_pci.o
|
|
obj-$(CONFIG_WINBOND_83C553) += w83c553f.o
|
|
obj-$(CONFIG_PCIE_LAYERSCAPE) += pcie_layerscape.o
|
|
obj-$(CONFIG_PCI_XILINX) += pcie_xilinx.o
|