mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-22 02:49:44 +09:00
5614e71b49
Freescale DDR driver has been used for mpc83xx, mpc85xx, mpc86xx SoCs. The similar DDR controllers will be used for ARM-based SoCs. Signed-off-by: York Sun <yorksun@freescale.com>
34 lines
601 B
Makefile
34 lines
601 B
Makefile
#
|
|
# Copyright 2009-2010 Freescale Semiconductor, Inc.
|
|
#
|
|
# This program is free software; you can redistribute it and/or
|
|
# modify it under the terms of the GNU General Public License
|
|
# Version 2 as published by the Free Software Foundation.
|
|
#
|
|
|
|
MINIMAL=
|
|
|
|
ifdef CONFIG_SPL_BUILD
|
|
ifdef CONFIG_SPL_INIT_MINIMAL
|
|
MINIMAL=y
|
|
endif
|
|
endif
|
|
|
|
ifdef MINIMAL
|
|
|
|
obj-$(CONFIG_FSL_LAW) += law.o
|
|
|
|
else
|
|
|
|
ifneq ($(CPU),mpc83xx)
|
|
obj-y += cpu.o
|
|
endif
|
|
|
|
obj-$(CONFIG_OF_LIBFDT) += fdt.o
|
|
obj-$(CONFIG_FSL_IFC) += fsl_ifc.o
|
|
obj-$(CONFIG_FSL_LBC) += fsl_lbc.o
|
|
obj-$(CONFIG_SYS_SRIO) += srio.o
|
|
obj-$(CONFIG_FSL_LAW) += law.o
|
|
|
|
endif
|