mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-24 03:49:43 +09:00
5614e71b49
Freescale DDR driver has been used for mpc83xx, mpc85xx, mpc86xx SoCs. The similar DDR controllers will be used for ARM-based SoCs. Signed-off-by: York Sun <yorksun@freescale.com>
49 lines
845 B
Makefile
49 lines
845 B
Makefile
#
|
|
# (C) Copyright 2006
|
|
# Wolfgang Denk, DENX Software Engineering, wd@denx.de.
|
|
#
|
|
# Copyright 2004 Freescale Semiconductor, Inc.
|
|
#
|
|
# SPDX-License-Identifier: GPL-2.0+
|
|
#
|
|
|
|
MINIMAL=
|
|
|
|
ifdef CONFIG_SPL_BUILD
|
|
ifdef CONFIG_SPL_INIT_MINIMAL
|
|
MINIMAL=y
|
|
endif
|
|
endif
|
|
|
|
extra-y = start.o
|
|
|
|
ifdef MINIMAL
|
|
|
|
obj-y += spl_minimal.o
|
|
|
|
else
|
|
|
|
obj-y += traps.o
|
|
obj-y += cpu.o
|
|
obj-y += cpu_init.o
|
|
obj-y += speed.o
|
|
obj-y += interrupts.o
|
|
obj-y += ecc.o
|
|
obj-$(CONFIG_QE) += qe_io.o
|
|
obj-$(CONFIG_FSL_SERDES) += serdes.o
|
|
obj-$(CONFIG_PCI) += pci.o
|
|
obj-$(CONFIG_PCIE) += pcie.o
|
|
obj-$(CONFIG_OF_LIBFDT) += fdt.o
|
|
|
|
# Stub implementations of cache management functions for USB
|
|
obj-y += cache.o
|
|
|
|
ifdef CONFIG_SYS_FSL_DDR2
|
|
obj-$(CONFIG_MPC8349) += $(SRCTREE)/drivers/ddr/fsl/mpc85xx_ddr_gen2.o
|
|
else
|
|
obj-y += spd_sdram.o
|
|
endif
|
|
obj-$(CONFIG_SYS_FSL_DDR2) += law.o
|
|
|
|
endif # not minimal
|