mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-06-09 23:36:03 +09:00
![Masahiro Yamada](/assets/img/avatar_default.png)
This commit was created as follows: [1] Rename the option with the following command: find . -name .git -prune -o ! -path ./scripts/config_whitelist.txt \ -type f -print | xargs sed -i -e 's/CONFIG_DWMMC/CONFIG_MMC_DW/g' [2] create the entry for MMC_DW in drivers/mmc/Kconfig (the prompt and help were copied from Linux) [3] run "tools/moveconfig.py -y MMC_DW" [4] add "depends on MMC_DW" to the MMC_DW_ROCKCHIP entry [5] Clean-up doc/README.socfpga by hand Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com> Reviewed-by: Marek Vasut <marex@denx.de>
25 lines
793 B
Plaintext
25 lines
793 B
Plaintext
|
|
--------------------------------------------
|
|
SOCFPGA Documentation for U-Boot and SPL
|
|
--------------------------------------------
|
|
|
|
This README is about U-Boot and SPL support for Altera's ARM Cortex-A9MPCore
|
|
based SOCFPGA. To know more about the hardware itself, please refer to
|
|
www.altera.com.
|
|
|
|
|
|
--------------------------------------------
|
|
socfpga_dw_mmc
|
|
--------------------------------------------
|
|
Here are macro and detailed configuration required to enable DesignWare SDMMC
|
|
controller support within SOCFPGA
|
|
|
|
#define CONFIG_GENERIC_MMC
|
|
-> Enable the generic MMC driver
|
|
|
|
#define CONFIG_SYS_MMC_MAX_BLK_COUNT 256
|
|
-> Using smaller max blk cnt to avoid flooding the limited stack in OCRAM
|
|
|
|
#define CONFIG_SOCFPGA_DWMMC
|
|
-> Enable the SOCFPGA specific driver for DesignWare SDMMC controller
|