mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-10 13:16:16 +09:00
a1f24875c3
The platform-Level Machine Timer (PLMT) block holds memory-mapped mtime register associated with timer tick. This driver implements the riscv_get_time() which is required by the generic RISC-V timer driver. Signed-off-by: Rick Chen <rick@andestech.com> Cc: Greentime Hu <greentime@andestech.com> Reviewed-by: Bin Meng <bmeng.cn@gmail.com> Reviewed-by: Lukas Auer <lukas.auer@aisec.fraunhofer.de>
38 lines
881 B
C
38 lines
881 B
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* (C) Copyright 2002
|
|
* Wolfgang Denk, DENX Software Engineering, wd@denx.de.
|
|
*
|
|
* Copyright (c) 2017 Microsemi Corporation.
|
|
* Padmarao Begari, Microsemi Corporation <padmarao.begari@microsemi.com>
|
|
*/
|
|
|
|
#ifndef __ASM_GBL_DATA_H
|
|
#define __ASM_GBL_DATA_H
|
|
|
|
#include <asm/smp.h>
|
|
|
|
/* Architecture-specific global data */
|
|
struct arch_global_data {
|
|
long boot_hart; /* boot hart id */
|
|
#ifdef CONFIG_SIFIVE_CLINT
|
|
void __iomem *clint; /* clint base address */
|
|
#endif
|
|
#ifdef CONFIG_ANDES_PLIC
|
|
void __iomem *plic; /* plic base address */
|
|
#endif
|
|
#ifdef CONFIG_ANDES_PLMT
|
|
void __iomem *plmt; /* plmt base address */
|
|
#endif
|
|
#ifdef CONFIG_SMP
|
|
struct ipi_data ipi[CONFIG_NR_CPUS];
|
|
#endif
|
|
ulong available_harts;
|
|
};
|
|
|
|
#include <asm-generic/global_data.h>
|
|
|
|
#define DECLARE_GLOBAL_DATA_PTR register gd_t *gd asm ("gp")
|
|
|
|
#endif /* __ASM_GBL_DATA_H */
|