mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-14 07:06:19 +09:00
e6c334a7a4
A-007186: SerDes PLL is calibrated at reset. It is possible for jitter to increase and cause the PLL to unlock when the temperature delta from the time the PLL is calibrated exceeds +56C/-66C when using X VDD of 1.35 V (or +70C/-80C when using XnVDD of 1.5 V). No issues are seen with LC VCO. The protocols only using Ring VCOs are impacted. Workaround: For all 1.25/2.5/5 GHz protocols, use LC VCO instead of Ring VCO, this need to use alternate serdes protocols. Alternate option has the same functionality as the original option; the only difference being LC VCO rather than Ring VCO. Signed-off-by: Chunhe Lan <Chunhe.Lan@freescale.com> Reviewed-by: York Sun <yorksun@freescale.com>
8 lines
219 B
INI
8 lines
219 B
INI
#PBL preamble and RCW header
|
|
aa55aa55 010e0100
|
|
#serdes protocol 27_56_1_9
|
|
16070019 18101916 00000000 00000000
|
|
6c700848 00448c00 6c020000 f5000000
|
|
00000000 ee0000ee 00000000 000287fc
|
|
00000000 50000000 00000000 00000028
|