mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-14 07:06:19 +09:00
b6036993eb
Add support of 2 stage NAND/SD boot loader using SPL framework. PBL initialise the internal SRAM and copy SPL, this further initialise DDR using SPD and environment and copy u-boot from NAND/SD to DDR, finally SPL transfer control to u-boot. NOR uses CS1 instead of CS2 when NAND boot, fix it. Signed-off-by: Shaohui Xie <Shaohui.Xie@freescale.com> Reviewed-by: York Sun <yorksun@freescale.com>
18 lines
316 B
Makefile
18 lines
316 B
Makefile
#
|
|
# Copyright 2012 Freescale Semiconductor, Inc.
|
|
#
|
|
# SPDX-License-Identifier: GPL-2.0+
|
|
#
|
|
|
|
ifdef CONFIG_SPL_BUILD
|
|
obj-y += spl.o
|
|
else
|
|
obj-$(CONFIG_T4240QDS) += t4240qds.o
|
|
obj-$(CONFIG_T4240EMU) += t4240emu.o
|
|
obj-$(CONFIG_T4240QDS)+= eth.o
|
|
obj-$(CONFIG_PCI) += pci.o
|
|
endif
|
|
obj-y += ddr.o
|
|
obj-y += law.o
|
|
obj-y += tlb.o
|