mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-14 15:16:16 +09:00
5614e71b49
Freescale DDR driver has been used for mpc83xx, mpc85xx, mpc86xx SoCs. The similar DDR controllers will be used for ARM-based SoCs. Signed-off-by: York Sun <yorksun@freescale.com>
30 lines
559 B
C
30 lines
559 B
C
/*
|
|
* Copyright 2009, 2011 Freescale Semiconductor, Inc.
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
#include <common.h>
|
|
|
|
#include <fsl_ddr_sdram.h>
|
|
#include <fsl_ddr_dimm_params.h>
|
|
|
|
void fsl_ddr_board_options(memctl_options_t *popts,
|
|
dimm_params_t *pdimm,
|
|
unsigned int ctrl_num)
|
|
{
|
|
if (ctrl_num) {
|
|
printf("Wrong parameter for controller number %d", ctrl_num);
|
|
return;
|
|
}
|
|
|
|
if (!pdimm->n_ranks)
|
|
return;
|
|
|
|
/*
|
|
* Set DDR_SDRAM_CLK_CNTL = 0x02800000
|
|
*
|
|
* Clock is launched 5/8 applied cycle after address/command
|
|
*/
|
|
popts->clk_adjust = 5;
|
|
}
|