mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-27 04:18:51 +09:00
![]() HBMC controller on TI K3 SoC provides MMIO access to HyperFlash similar to legacy Parallel CFI NOR flashes. Therefore alias HyperFlash bootmode to NOR boot to enable SPL to load next stage using NOR boot flow. Signed-off-by: Vignesh Raghavendra <vigneshr@ti.com> |
||
---|---|---|
.. | ||
am6_hardware.h | ||
am6_spl.h | ||
clock.h | ||
hardware.h | ||
j721e_hardware.h | ||
j721e_spl.h | ||
spl.h | ||
sys_proto.h | ||
sysfw-loader.h |