mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-05 10:46:15 +09:00
52f7d8442e
In Errata 1.0.24, if the board is running at OPP50 and has a warm reset, the boot ROM sets the frequencies for OPP100. This patch attempts to drop the frequencies back to OPP50 as soon as possible in the SPL. Then later the voltages and frequencies up set higher. Cc: Enric Balletbo i Serra <eballetbo@iseebcn.com> Cc: Lars Poeschel <poeschel@lemonage.de> Signed-off-by: Steve Kipisz <s-kipisz2@ti.com> [trini: Adapt to current framework] Signed-off-by: Tom Rini <trini@ti.com>
84 lines
2.0 KiB
C
84 lines
2.0 KiB
C
/*
|
|
* (C) Copyright 2011-2013
|
|
* Texas Instruments, <www.ti.com>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*
|
|
* For more details, please see the TRM at http://www.ti.com/product/tps65217a
|
|
*/
|
|
|
|
#ifndef __POWER_TPS65217_H__
|
|
#define __POWER_TPS65217_H__
|
|
|
|
/* I2C chip address */
|
|
#define TPS65217_CHIP_PM 0x24
|
|
|
|
/* Registers */
|
|
enum {
|
|
TPS65217_CHIPID = 0x00,
|
|
TPS65217_POWER_PATH,
|
|
TPS65217_INTERRUPT,
|
|
TPS65217_CHGCONFIG0,
|
|
TPS65217_CHGCONFIG1,
|
|
TPS65217_CHGCONFIG2,
|
|
TPS65217_CHGCONFIG3,
|
|
TPS65217_WLEDCTRL1,
|
|
TPS65217_WLEDCTRL2,
|
|
TPS65217_MUXCTRL,
|
|
TPS65217_STATUS,
|
|
TPS65217_PASSWORD,
|
|
TPS65217_PGOOD,
|
|
TPS65217_DEFPG,
|
|
TPS65217_DEFDCDC1,
|
|
TPS65217_DEFDCDC2,
|
|
TPS65217_DEFDCDC3,
|
|
TPS65217_DEFSLEW,
|
|
TPS65217_DEFLDO1,
|
|
TPS65217_DEFLDO2,
|
|
TPS65217_DEFLS1,
|
|
TPS65217_DEFLS2,
|
|
TPS65217_ENABLE,
|
|
TPS65217_DEFUVLO,
|
|
TPS65217_SEQ1,
|
|
TPS65217_SEQ2,
|
|
TPS65217_SEQ3,
|
|
TPS65217_SEQ4,
|
|
TPS65217_SEQ5,
|
|
TPS65217_SEQ6,
|
|
TPS65217_PMIC_NUM_OF_REGS,
|
|
};
|
|
|
|
#define TPS65217_PROT_LEVEL_NONE 0x00
|
|
#define TPS65217_PROT_LEVEL_1 0x01
|
|
#define TPS65217_PROT_LEVEL_2 0x02
|
|
|
|
#define TPS65217_PASSWORD_LOCK_FOR_WRITE 0x00
|
|
#define TPS65217_PASSWORD_UNLOCK 0x7D
|
|
|
|
#define TPS65217_DCDC_GO 0x80
|
|
|
|
#define TPS65217_MASK_ALL_BITS 0xFF
|
|
|
|
#define TPS65217_USB_INPUT_CUR_LIMIT_MASK 0x03
|
|
#define TPS65217_USB_INPUT_CUR_LIMIT_100MA 0x00
|
|
#define TPS65217_USB_INPUT_CUR_LIMIT_500MA 0x01
|
|
#define TPS65217_USB_INPUT_CUR_LIMIT_1300MA 0x02
|
|
#define TPS65217_USB_INPUT_CUR_LIMIT_1800MA 0x03
|
|
|
|
#define TPS65217_DCDC_VOLT_SEL_1125MV 0x09
|
|
#define TPS65217_DCDC_VOLT_SEL_1275MV 0x0F
|
|
#define TPS65217_DCDC_VOLT_SEL_1325MV 0x11
|
|
|
|
#define TPS65217_LDO_MASK 0x1F
|
|
#define TPS65217_LDO_VOLTAGE_OUT_1_8 0x06
|
|
#define TPS65217_LDO_VOLTAGE_OUT_3_3 0x1F
|
|
|
|
#define TPS65217_PWR_SRC_USB_BITMASK 0x4
|
|
#define TPS65217_PWR_SRC_AC_BITMASK 0x8
|
|
|
|
int tps65217_reg_read(uchar src_reg, uchar *src_val);
|
|
int tps65217_reg_write(uchar prot_level, uchar dest_reg, uchar dest_val,
|
|
uchar mask);
|
|
int tps65217_voltage_update(uchar dc_cntrl_reg, uchar volt_sel);
|
|
#endif /* __POWER_TPS65217_H__ */
|