mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-08 20:26:17 +09:00
d2d1191843
Extend PHYTEC phyBOARD-i.MX6UL for phyCORE-i.MX6UL SoM (PCL063) with eMMC on SoM. CPU: Freescale i.MX6ULL rev1.0 792 MHz (running at 396 MHz) CPU: Industrial temperature grade (-40C to 105C) at 38C Reset cause: POR Model: Phytec phyBOARD-i.MX6ULL-Segin SBC Board: PHYTEC phyCORE-i.MX6ULL DRAM: 256 MiB MMC: FSL_SDHC: 0, FSL_SDHC: 1 In: serial@02020000 Out: serial@02020000 Err: serial@02020000 Net: FEC0 Working: - Eth0 - i2C - MMC/SD - eMMC - UART (1 & 5) - USB (host & otg) Signed-off-by: Parthiban Nallathambi <parthitce@gmail.com>
15 lines
468 B
Plaintext
15 lines
468 B
Plaintext
PCL063 BOARD
|
|
M: Martyn Welch <martyn.welch@collabora.com>
|
|
M: Parthiban Nallathambi <parthitce@gmail.com>
|
|
S: Maintained
|
|
F: arch/arm/dts/imx6ul-pcl063.dtsi
|
|
F: arch/arm/dts/imx6ul-phycore-segin.dts
|
|
F: arch/arm/dts/imx6ull-phycore-segin.dts
|
|
F: arch/arm/dts/pcl063-common.dtsi
|
|
F: arch/arm/dts/imx6ull-u-boot.dtsi
|
|
F: board/phytec/pcl063/
|
|
F: configs/phycore_pcl063_defconfig
|
|
F: configs/phycore_pcl063_ull_defconfig
|
|
F: include/configs/pcl063.h
|
|
F: include/configs/pcl063_ull.h
|