mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-28 21:09:00 +09:00
![Konstantin Porotchkin](/assets/img/avatar_default.png)
Add a DM port of Marvell pin control driver. The A8K SoC family contains several silicone dies interconnected in a single package. Every die is normally equipped with its own pin controller unit. There are 2 pin controllers in A70x0 SoC and 3 in A80x0 SoC. Signed-off-by: Konstantin Porotchkin <kostap@marvell.com> Reviewed-by: Simon Glass <sjg@chromium.org> Cc: Simon Glass <sjg@chromium.org> Cc: Stefan Roese <sr@denx.de> Cc: Nadav Haklai <nadavh@marvell.com> Cc: Neta Zur Hershkovits <neta@marvell.com> Cc: Omri Itach <omrii@marvell.com> Cc: Igal Liberman <igall@marvell.com> Cc: Haim Boot <hayim@marvell.com> Cc: Hanna Hawa <hannah@marvell.com> Signed-off-by: Stefan Roese <sr@denx.de>
18 lines
378 B
C
18 lines
378 B
C
/*
|
|
* Copyright (C) 2016 Marvell International Ltd.
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0
|
|
* https://spdx.org/licenses
|
|
*/
|
|
|
|
#ifndef _SOC_INFO_H_
|
|
#define _SOC_INFO_H_
|
|
|
|
/* Pin Ctrl driver definitions */
|
|
#define BITS_PER_PIN 4
|
|
#define PIN_FUNC_MASK ((1 << BITS_PER_PIN) - 1)
|
|
#define PIN_REG_SHIFT 3
|
|
#define PIN_FIELD_MASK ((1 << PIN_REG_SHIFT) - 1)
|
|
|
|
#endif /* _SOC_INFO_H_ */
|