brain-hackers_pepepper-mirror/u-boot-brain
1
0
Fork 0
mirror of https://github.com/brain-hackers/u-boot-brain synced 2024-06-09 23:36:03 +09:00
Code Issues Projects Releases Wiki Activity
5103a03a0b
u-boot-brain/arch/powerpc/include
History
Kumar Gala 5103a03a0b fsl_esdhc: Add the workaround for erratum ESDHC-A001 (enable on P2020) 
Data timeout counter (SYSCTL[DTOCV]) is not reliable for values of 4, 8,
and 12. Program one more than the desired value: 4 -> 5, 8 -> 9, 12 -> 13.

Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
2011-02-03 02:46:12 -06:00
..
asm fsl_esdhc: Add the workaround for erratum ESDHC-A001 (enable on P2020) 2011-02-03 02:46:12 -06:00