mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-12 06:06:15 +09:00
83d290c56f
When U-Boot started using SPDX tags we were among the early adopters and there weren't a lot of other examples to borrow from. So we picked the area of the file that usually had a full license text and replaced it with an appropriate SPDX-License-Identifier: entry. Since then, the Linux Kernel has adopted SPDX tags and they place it as the very first line in a file (except where shebangs are used, then it's second line) and with slightly different comment styles than us. In part due to community overlap, in part due to better tag visibility and in part for other minor reasons, switch over to that style. This commit changes all instances where we have a single declared license in the tag as both the before and after are identical in tag contents. There's also a few places where I found we did not have a tag and have introduced one. Signed-off-by: Tom Rini <trini@konsulko.com>
329 lines
7.7 KiB
C
329 lines
7.7 KiB
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* Copyright (c) 2010-2014, NVIDIA CORPORATION. All rights reserved.
|
|
*/
|
|
|
|
#ifndef _TEGRA114_PINMUX_H_
|
|
#define _TEGRA114_PINMUX_H_
|
|
|
|
enum pmux_pingrp {
|
|
PMUX_PINGRP_ULPI_DATA0_PO1,
|
|
PMUX_PINGRP_ULPI_DATA1_PO2,
|
|
PMUX_PINGRP_ULPI_DATA2_PO3,
|
|
PMUX_PINGRP_ULPI_DATA3_PO4,
|
|
PMUX_PINGRP_ULPI_DATA4_PO5,
|
|
PMUX_PINGRP_ULPI_DATA5_PO6,
|
|
PMUX_PINGRP_ULPI_DATA6_PO7,
|
|
PMUX_PINGRP_ULPI_DATA7_PO0,
|
|
PMUX_PINGRP_ULPI_CLK_PY0,
|
|
PMUX_PINGRP_ULPI_DIR_PY1,
|
|
PMUX_PINGRP_ULPI_NXT_PY2,
|
|
PMUX_PINGRP_ULPI_STP_PY3,
|
|
PMUX_PINGRP_DAP3_FS_PP0,
|
|
PMUX_PINGRP_DAP3_DIN_PP1,
|
|
PMUX_PINGRP_DAP3_DOUT_PP2,
|
|
PMUX_PINGRP_DAP3_SCLK_PP3,
|
|
PMUX_PINGRP_PV0,
|
|
PMUX_PINGRP_PV1,
|
|
PMUX_PINGRP_SDMMC1_CLK_PZ0,
|
|
PMUX_PINGRP_SDMMC1_CMD_PZ1,
|
|
PMUX_PINGRP_SDMMC1_DAT3_PY4,
|
|
PMUX_PINGRP_SDMMC1_DAT2_PY5,
|
|
PMUX_PINGRP_SDMMC1_DAT1_PY6,
|
|
PMUX_PINGRP_SDMMC1_DAT0_PY7,
|
|
PMUX_PINGRP_CLK2_OUT_PW5 = (0x68 / 4),
|
|
PMUX_PINGRP_CLK2_REQ_PCC5,
|
|
PMUX_PINGRP_HDMI_INT_PN7 = (0x110 / 4),
|
|
PMUX_PINGRP_DDC_SCL_PV4,
|
|
PMUX_PINGRP_DDC_SDA_PV5,
|
|
PMUX_PINGRP_UART2_RXD_PC3 = (0x164 / 4),
|
|
PMUX_PINGRP_UART2_TXD_PC2,
|
|
PMUX_PINGRP_UART2_RTS_N_PJ6,
|
|
PMUX_PINGRP_UART2_CTS_N_PJ5,
|
|
PMUX_PINGRP_UART3_TXD_PW6,
|
|
PMUX_PINGRP_UART3_RXD_PW7,
|
|
PMUX_PINGRP_UART3_CTS_N_PA1,
|
|
PMUX_PINGRP_UART3_RTS_N_PC0,
|
|
PMUX_PINGRP_PU0,
|
|
PMUX_PINGRP_PU1,
|
|
PMUX_PINGRP_PU2,
|
|
PMUX_PINGRP_PU3,
|
|
PMUX_PINGRP_PU4,
|
|
PMUX_PINGRP_PU5,
|
|
PMUX_PINGRP_PU6,
|
|
PMUX_PINGRP_GEN1_I2C_SDA_PC5,
|
|
PMUX_PINGRP_GEN1_I2C_SCL_PC4,
|
|
PMUX_PINGRP_DAP4_FS_PP4,
|
|
PMUX_PINGRP_DAP4_DIN_PP5,
|
|
PMUX_PINGRP_DAP4_DOUT_PP6,
|
|
PMUX_PINGRP_DAP4_SCLK_PP7,
|
|
PMUX_PINGRP_CLK3_OUT_PEE0,
|
|
PMUX_PINGRP_CLK3_REQ_PEE1,
|
|
PMUX_PINGRP_GMI_WP_N_PC7,
|
|
PMUX_PINGRP_GMI_IORDY_PI5,
|
|
PMUX_PINGRP_GMI_WAIT_PI7,
|
|
PMUX_PINGRP_GMI_ADV_N_PK0,
|
|
PMUX_PINGRP_GMI_CLK_PK1,
|
|
PMUX_PINGRP_GMI_CS0_N_PJ0,
|
|
PMUX_PINGRP_GMI_CS1_N_PJ2,
|
|
PMUX_PINGRP_GMI_CS2_N_PK3,
|
|
PMUX_PINGRP_GMI_CS3_N_PK4,
|
|
PMUX_PINGRP_GMI_CS4_N_PK2,
|
|
PMUX_PINGRP_GMI_CS6_N_PI3,
|
|
PMUX_PINGRP_GMI_CS7_N_PI6,
|
|
PMUX_PINGRP_GMI_AD0_PG0,
|
|
PMUX_PINGRP_GMI_AD1_PG1,
|
|
PMUX_PINGRP_GMI_AD2_PG2,
|
|
PMUX_PINGRP_GMI_AD3_PG3,
|
|
PMUX_PINGRP_GMI_AD4_PG4,
|
|
PMUX_PINGRP_GMI_AD5_PG5,
|
|
PMUX_PINGRP_GMI_AD6_PG6,
|
|
PMUX_PINGRP_GMI_AD7_PG7,
|
|
PMUX_PINGRP_GMI_AD8_PH0,
|
|
PMUX_PINGRP_GMI_AD9_PH1,
|
|
PMUX_PINGRP_GMI_AD10_PH2,
|
|
PMUX_PINGRP_GMI_AD11_PH3,
|
|
PMUX_PINGRP_GMI_AD12_PH4,
|
|
PMUX_PINGRP_GMI_AD13_PH5,
|
|
PMUX_PINGRP_GMI_AD14_PH6,
|
|
PMUX_PINGRP_GMI_AD15_PH7,
|
|
PMUX_PINGRP_GMI_A16_PJ7,
|
|
PMUX_PINGRP_GMI_A17_PB0,
|
|
PMUX_PINGRP_GMI_A18_PB1,
|
|
PMUX_PINGRP_GMI_A19_PK7,
|
|
PMUX_PINGRP_GMI_WR_N_PI0,
|
|
PMUX_PINGRP_GMI_OE_N_PI1,
|
|
PMUX_PINGRP_GMI_DQS_P_PJ3,
|
|
PMUX_PINGRP_GMI_RST_N_PI4,
|
|
PMUX_PINGRP_GEN2_I2C_SCL_PT5,
|
|
PMUX_PINGRP_GEN2_I2C_SDA_PT6,
|
|
PMUX_PINGRP_SDMMC4_CLK_PCC4,
|
|
PMUX_PINGRP_SDMMC4_CMD_PT7,
|
|
PMUX_PINGRP_SDMMC4_DAT0_PAA0,
|
|
PMUX_PINGRP_SDMMC4_DAT1_PAA1,
|
|
PMUX_PINGRP_SDMMC4_DAT2_PAA2,
|
|
PMUX_PINGRP_SDMMC4_DAT3_PAA3,
|
|
PMUX_PINGRP_SDMMC4_DAT4_PAA4,
|
|
PMUX_PINGRP_SDMMC4_DAT5_PAA5,
|
|
PMUX_PINGRP_SDMMC4_DAT6_PAA6,
|
|
PMUX_PINGRP_SDMMC4_DAT7_PAA7,
|
|
PMUX_PINGRP_CAM_MCLK_PCC0 = (0x284 / 4),
|
|
PMUX_PINGRP_PCC1,
|
|
PMUX_PINGRP_PBB0,
|
|
PMUX_PINGRP_CAM_I2C_SCL_PBB1,
|
|
PMUX_PINGRP_CAM_I2C_SDA_PBB2,
|
|
PMUX_PINGRP_PBB3,
|
|
PMUX_PINGRP_PBB4,
|
|
PMUX_PINGRP_PBB5,
|
|
PMUX_PINGRP_PBB6,
|
|
PMUX_PINGRP_PBB7,
|
|
PMUX_PINGRP_PCC2,
|
|
PMUX_PINGRP_JTAG_RTCK,
|
|
PMUX_PINGRP_PWR_I2C_SCL_PZ6,
|
|
PMUX_PINGRP_PWR_I2C_SDA_PZ7,
|
|
PMUX_PINGRP_KB_ROW0_PR0,
|
|
PMUX_PINGRP_KB_ROW1_PR1,
|
|
PMUX_PINGRP_KB_ROW2_PR2,
|
|
PMUX_PINGRP_KB_ROW3_PR3,
|
|
PMUX_PINGRP_KB_ROW4_PR4,
|
|
PMUX_PINGRP_KB_ROW5_PR5,
|
|
PMUX_PINGRP_KB_ROW6_PR6,
|
|
PMUX_PINGRP_KB_ROW7_PR7,
|
|
PMUX_PINGRP_KB_ROW8_PS0,
|
|
PMUX_PINGRP_KB_ROW9_PS1,
|
|
PMUX_PINGRP_KB_ROW10_PS2,
|
|
PMUX_PINGRP_KB_COL0_PQ0 = (0x2fc / 4),
|
|
PMUX_PINGRP_KB_COL1_PQ1,
|
|
PMUX_PINGRP_KB_COL2_PQ2,
|
|
PMUX_PINGRP_KB_COL3_PQ3,
|
|
PMUX_PINGRP_KB_COL4_PQ4,
|
|
PMUX_PINGRP_KB_COL5_PQ5,
|
|
PMUX_PINGRP_KB_COL6_PQ6,
|
|
PMUX_PINGRP_KB_COL7_PQ7,
|
|
PMUX_PINGRP_CLK_32K_OUT_PA0,
|
|
PMUX_PINGRP_SYS_CLK_REQ_PZ5,
|
|
PMUX_PINGRP_CORE_PWR_REQ,
|
|
PMUX_PINGRP_CPU_PWR_REQ,
|
|
PMUX_PINGRP_PWR_INT_N,
|
|
PMUX_PINGRP_CLK_32K_IN,
|
|
PMUX_PINGRP_OWR,
|
|
PMUX_PINGRP_DAP1_FS_PN0,
|
|
PMUX_PINGRP_DAP1_DIN_PN1,
|
|
PMUX_PINGRP_DAP1_DOUT_PN2,
|
|
PMUX_PINGRP_DAP1_SCLK_PN3,
|
|
PMUX_PINGRP_CLK1_REQ_PEE2,
|
|
PMUX_PINGRP_CLK1_OUT_PW4,
|
|
PMUX_PINGRP_SPDIF_IN_PK6,
|
|
PMUX_PINGRP_SPDIF_OUT_PK5,
|
|
PMUX_PINGRP_DAP2_FS_PA2,
|
|
PMUX_PINGRP_DAP2_DIN_PA4,
|
|
PMUX_PINGRP_DAP2_DOUT_PA5,
|
|
PMUX_PINGRP_DAP2_SCLK_PA3,
|
|
PMUX_PINGRP_DVFS_PWM_PX0,
|
|
PMUX_PINGRP_GPIO_X1_AUD_PX1,
|
|
PMUX_PINGRP_GPIO_X3_AUD_PX3,
|
|
PMUX_PINGRP_DVFS_CLK_PX2,
|
|
PMUX_PINGRP_GPIO_X4_AUD_PX4,
|
|
PMUX_PINGRP_GPIO_X5_AUD_PX5,
|
|
PMUX_PINGRP_GPIO_X6_AUD_PX6,
|
|
PMUX_PINGRP_GPIO_X7_AUD_PX7,
|
|
PMUX_PINGRP_SDMMC3_CLK_PA6 = (0x390 / 4),
|
|
PMUX_PINGRP_SDMMC3_CMD_PA7,
|
|
PMUX_PINGRP_SDMMC3_DAT0_PB7,
|
|
PMUX_PINGRP_SDMMC3_DAT1_PB6,
|
|
PMUX_PINGRP_SDMMC3_DAT2_PB5,
|
|
PMUX_PINGRP_SDMMC3_DAT3_PB4,
|
|
PMUX_PINGRP_HDMI_CEC_PEE3 = (0x3e0 / 4),
|
|
PMUX_PINGRP_SDMMC1_WP_N_PV3,
|
|
PMUX_PINGRP_SDMMC3_CD_N_PV2,
|
|
PMUX_PINGRP_GPIO_W2_AUD_PW2,
|
|
PMUX_PINGRP_GPIO_W3_AUD_PW3,
|
|
PMUX_PINGRP_USB_VBUS_EN0_PN4,
|
|
PMUX_PINGRP_USB_VBUS_EN1_PN5,
|
|
PMUX_PINGRP_SDMMC3_CLK_LB_IN_PEE5,
|
|
PMUX_PINGRP_SDMMC3_CLK_LB_OUT_PEE4,
|
|
PMUX_PINGRP_GMI_CLK_LB,
|
|
PMUX_PINGRP_RESET_OUT_N,
|
|
PMUX_PINGRP_COUNT,
|
|
};
|
|
|
|
enum pmux_drvgrp {
|
|
PMUX_DRVGRP_AO1,
|
|
PMUX_DRVGRP_AO2,
|
|
PMUX_DRVGRP_AT1,
|
|
PMUX_DRVGRP_AT2,
|
|
PMUX_DRVGRP_AT3,
|
|
PMUX_DRVGRP_AT4,
|
|
PMUX_DRVGRP_AT5,
|
|
PMUX_DRVGRP_CDEV1,
|
|
PMUX_DRVGRP_CDEV2,
|
|
PMUX_DRVGRP_DAP1 = (0x28 / 4),
|
|
PMUX_DRVGRP_DAP2,
|
|
PMUX_DRVGRP_DAP3,
|
|
PMUX_DRVGRP_DAP4,
|
|
PMUX_DRVGRP_DBG,
|
|
PMUX_DRVGRP_SDIO3 = (0x48 / 4),
|
|
PMUX_DRVGRP_SPI,
|
|
PMUX_DRVGRP_UAA,
|
|
PMUX_DRVGRP_UAB,
|
|
PMUX_DRVGRP_UART2,
|
|
PMUX_DRVGRP_UART3,
|
|
PMUX_DRVGRP_SDIO1 = (0x84 / 4),
|
|
PMUX_DRVGRP_DDC = (0x94 / 4),
|
|
PMUX_DRVGRP_GMA,
|
|
PMUX_DRVGRP_GME = (0xa8 / 4),
|
|
PMUX_DRVGRP_GMF,
|
|
PMUX_DRVGRP_GMG,
|
|
PMUX_DRVGRP_GMH,
|
|
PMUX_DRVGRP_OWR,
|
|
PMUX_DRVGRP_UDA,
|
|
PMUX_DRVGRP_DEV3 = (0xc4 / 4),
|
|
PMUX_DRVGRP_CEC = (0xd0 / 4),
|
|
PMUX_DRVGRP_AT6 = (0x12c / 4),
|
|
PMUX_DRVGRP_DAP5,
|
|
PMUX_DRVGRP_USB_VBUS_EN,
|
|
PMUX_DRVGRP_AO3,
|
|
PMUX_DRVGRP_HV0,
|
|
PMUX_DRVGRP_SDIO4,
|
|
PMUX_DRVGRP_AO0,
|
|
PMUX_DRVGRP_COUNT,
|
|
};
|
|
|
|
enum pmux_func {
|
|
PMUX_FUNC_DEFAULT,
|
|
PMUX_FUNC_BLINK,
|
|
PMUX_FUNC_CEC,
|
|
PMUX_FUNC_CLDVFS,
|
|
PMUX_FUNC_CLK,
|
|
PMUX_FUNC_CLK12,
|
|
PMUX_FUNC_CPU,
|
|
PMUX_FUNC_DAP,
|
|
PMUX_FUNC_DAP1,
|
|
PMUX_FUNC_DAP2,
|
|
PMUX_FUNC_DEV3,
|
|
PMUX_FUNC_DISPLAYA,
|
|
PMUX_FUNC_DISPLAYA_ALT,
|
|
PMUX_FUNC_DISPLAYB,
|
|
PMUX_FUNC_DTV,
|
|
PMUX_FUNC_EMC_DLL,
|
|
PMUX_FUNC_EXTPERIPH1,
|
|
PMUX_FUNC_EXTPERIPH2,
|
|
PMUX_FUNC_EXTPERIPH3,
|
|
PMUX_FUNC_GMI,
|
|
PMUX_FUNC_GMI_ALT,
|
|
PMUX_FUNC_HDA,
|
|
PMUX_FUNC_HSI,
|
|
PMUX_FUNC_I2C1,
|
|
PMUX_FUNC_I2C2,
|
|
PMUX_FUNC_I2C3,
|
|
PMUX_FUNC_I2C4,
|
|
PMUX_FUNC_I2CPWR,
|
|
PMUX_FUNC_I2S0,
|
|
PMUX_FUNC_I2S1,
|
|
PMUX_FUNC_I2S2,
|
|
PMUX_FUNC_I2S3,
|
|
PMUX_FUNC_I2S4,
|
|
PMUX_FUNC_IRDA,
|
|
PMUX_FUNC_KBC,
|
|
PMUX_FUNC_NAND,
|
|
PMUX_FUNC_NAND_ALT,
|
|
PMUX_FUNC_OWR,
|
|
PMUX_FUNC_PMI,
|
|
PMUX_FUNC_PWM0,
|
|
PMUX_FUNC_PWM1,
|
|
PMUX_FUNC_PWM2,
|
|
PMUX_FUNC_PWM3,
|
|
PMUX_FUNC_PWRON,
|
|
PMUX_FUNC_RESET_OUT_N,
|
|
PMUX_FUNC_RTCK,
|
|
PMUX_FUNC_SDMMC1,
|
|
PMUX_FUNC_SDMMC2,
|
|
PMUX_FUNC_SDMMC3,
|
|
PMUX_FUNC_SDMMC4,
|
|
PMUX_FUNC_SOC,
|
|
PMUX_FUNC_SPDIF,
|
|
PMUX_FUNC_SPI1,
|
|
PMUX_FUNC_SPI2,
|
|
PMUX_FUNC_SPI3,
|
|
PMUX_FUNC_SPI4,
|
|
PMUX_FUNC_SPI5,
|
|
PMUX_FUNC_SPI6,
|
|
PMUX_FUNC_SYSCLK,
|
|
PMUX_FUNC_TRACE,
|
|
PMUX_FUNC_UARTA,
|
|
PMUX_FUNC_UARTB,
|
|
PMUX_FUNC_UARTC,
|
|
PMUX_FUNC_UARTD,
|
|
PMUX_FUNC_ULPI,
|
|
PMUX_FUNC_USB,
|
|
PMUX_FUNC_VGP1,
|
|
PMUX_FUNC_VGP2,
|
|
PMUX_FUNC_VGP3,
|
|
PMUX_FUNC_VGP4,
|
|
PMUX_FUNC_VGP5,
|
|
PMUX_FUNC_VGP6,
|
|
PMUX_FUNC_VI,
|
|
PMUX_FUNC_VI_ALT1,
|
|
PMUX_FUNC_VI_ALT3,
|
|
PMUX_FUNC_RSVD1,
|
|
PMUX_FUNC_RSVD2,
|
|
PMUX_FUNC_RSVD3,
|
|
PMUX_FUNC_RSVD4,
|
|
PMUX_FUNC_COUNT,
|
|
};
|
|
|
|
#define TEGRA_PMX_SOC_DRV_GROUP_BASE_REG 0x868
|
|
#define TEGRA_PMX_SOC_HAS_IO_CLAMPING
|
|
#define TEGRA_PMX_SOC_HAS_DRVGRPS
|
|
#define TEGRA_PMX_GRPS_HAVE_LPMD
|
|
#define TEGRA_PMX_GRPS_HAVE_SCHMT
|
|
#define TEGRA_PMX_GRPS_HAVE_HSM
|
|
#define TEGRA_PMX_PINS_HAVE_E_INPUT
|
|
#define TEGRA_PMX_PINS_HAVE_LOCK
|
|
#define TEGRA_PMX_PINS_HAVE_OD
|
|
#define TEGRA_PMX_PINS_HAVE_IO_RESET
|
|
#define TEGRA_PMX_PINS_HAVE_RCV_SEL
|
|
#include <asm/arch-tegra/pinmux.h>
|
|
|
|
#endif /* _TEGRA114_PINMUX_H_ */
|