mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-12 06:06:15 +09:00
fd9d70d738
KM Kirkwood boards now implement the driver model for its SPI flash interface. Therefore, the old board specific claim and release functions can be deleted. The preprocessor definition CONFIG_SYS_KW_SPI_MPP is yet unused as well. All its appearances and dependencies are removed in the kirkwood_spi driver, header files and finally the configuration whitelist. Signed-off-by: Pascal Linder <pascal.linder@edu.hefr.ch> Signed-off-by: Holger Brunck <holger.brunck@ch.abb.com> Signed-off-by: Stefan Roese <sr@denx.de>
61 lines
1.8 KiB
C
61 lines
1.8 KiB
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* (C) Copyright 2009
|
|
* Marvell Semiconductor <www.marvell.com>
|
|
* Written-by: Prafulla Wadaskar <prafulla@marvell.com>
|
|
*
|
|
* Derived from drivers/spi/mpc8xxx_spi.c
|
|
*/
|
|
|
|
#ifndef __KW_SPI_H__
|
|
#define __KW_SPI_H__
|
|
|
|
/* SPI Registers on kirkwood SOC */
|
|
struct kwspi_registers {
|
|
u32 ctrl; /* 0x10600 */
|
|
u32 cfg; /* 0x10604 */
|
|
u32 dout; /* 0x10608 */
|
|
u32 din; /* 0x1060c */
|
|
u32 irq_cause; /* 0x10610 */
|
|
u32 irq_mask; /* 0x10614 */
|
|
u32 timing1; /* 0x10618 */
|
|
u32 timing2; /* 0x1061c */
|
|
u32 dw_cfg; /* 0x10620 - Direct Write Configuration */
|
|
};
|
|
|
|
/* Control Register */
|
|
#define KWSPI_CSN_ACT (1 << 0) /* Activates serial memory interface */
|
|
#define KWSPI_SMEMRDY (1 << 1) /* SerMem Data xfer ready */
|
|
#define KWSPI_CS_SHIFT 2 /* chip select shift */
|
|
#define KWSPI_CS_MASK 0x7 /* chip select mask */
|
|
|
|
/* Configuration Register */
|
|
#define KWSPI_CLKPRESCL_MASK 0x1f
|
|
#define KWSPI_CLKPRESCL_MIN 0x12
|
|
#define KWSPI_XFERLEN_1BYTE 0
|
|
#define KWSPI_XFERLEN_2BYTE (1 << 5)
|
|
#define KWSPI_XFERLEN_MASK (1 << 5)
|
|
#define KWSPI_ADRLEN_1BYTE 0
|
|
#define KWSPI_ADRLEN_2BYTE (1 << 8)
|
|
#define KWSPI_ADRLEN_3BYTE (2 << 8)
|
|
#define KWSPI_ADRLEN_4BYTE (3 << 8)
|
|
#define KWSPI_ADRLEN_MASK (3 << 8)
|
|
#define KWSPI_CPOL (1 << 11)
|
|
#define KWSPI_CPHA (1 << 12)
|
|
#define KWSPI_TXLSBF (1 << 13)
|
|
#define KWSPI_RXLSBF (1 << 14)
|
|
|
|
/* Timing Parameters 1 Register */
|
|
#define KW_SPI_TMISO_SAMPLE_OFFSET 6
|
|
#define KW_SPI_TMISO_SAMPLE_MASK (0x3 << KW_SPI_TMISO_SAMPLE_OFFSET)
|
|
#define KW_SPI_TMISO_SAMPLE_1 (1 << KW_SPI_TMISO_SAMPLE_OFFSET)
|
|
#define KW_SPI_TMISO_SAMPLE_2 (2 << KW_SPI_TMISO_SAMPLE_OFFSET)
|
|
|
|
#define KWSPI_IRQUNMASK 1 /* unmask SPI interrupt */
|
|
#define KWSPI_IRQMASK 0 /* mask SPI interrupt */
|
|
#define KWSPI_SMEMRDIRQ 1 /* SerMem data xfer ready irq */
|
|
|
|
#define KWSPI_TIMEOUT 10000
|
|
|
|
#endif /* __KW_SPI_H__ */
|