mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-20 08:58:52 +09:00
![Wolfgang Denk](/assets/img/avatar_default.png)
Signed-off-by: Wolfgang Denk <wd@denx.de> [trini: Fixup common/cmd_io.c] Signed-off-by: Tom Rini <trini@ti.com>
38 lines
917 B
C
38 lines
917 B
C
/*
|
|
* (C) Copyright 2002
|
|
* Wolfgang Denk, DENX Software Engineering, wd@denx.de.
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <asm/cache.h>
|
|
#include <watchdog.h>
|
|
|
|
void flush_cache(ulong start_addr, ulong size)
|
|
{
|
|
#ifndef CONFIG_5xx
|
|
ulong addr, start, end;
|
|
|
|
start = start_addr & ~(CONFIG_SYS_CACHELINE_SIZE - 1);
|
|
end = start_addr + size - 1;
|
|
|
|
for (addr = start; (addr <= end) && (addr >= start);
|
|
addr += CONFIG_SYS_CACHELINE_SIZE) {
|
|
asm volatile("dcbst 0,%0" : : "r" (addr) : "memory");
|
|
WATCHDOG_RESET();
|
|
}
|
|
/* wait for all dcbst to complete on bus */
|
|
asm volatile("sync" : : : "memory");
|
|
|
|
for (addr = start; (addr <= end) && (addr >= start);
|
|
addr += CONFIG_SYS_CACHELINE_SIZE) {
|
|
asm volatile("icbi 0,%0" : : "r" (addr) : "memory");
|
|
WATCHDOG_RESET();
|
|
}
|
|
asm volatile("sync" : : : "memory");
|
|
/* flush prefetch queue */
|
|
asm volatile("isync" : : : "memory");
|
|
#endif
|
|
}
|