mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-19 00:18:51 +09:00
![]() The DDR3 training code for Marvell A38X currently computes 1t timing when given board topology map of the Turris Omnia, but Omnia needs 2t. This patch adds support for enforcing the 2t timing in struct hws_topology_map, through a new enum hws_timing, which can assume following values: HWS_TIM_DEFAULT - default behaviour, compute whether to enable 2t from the number of CSs HWS_TIM_1T - enforce 1t HWS_TIM_2T - enforce 2t This patch also sets all the board topology maps (db-88f6820-amc, db-88f6820-gp, controlcenterdc and clearfog) to have timing set to HWS_TIM_DEFAULT. Signed-off-by: Marek Behun <marek.behun@nic.cz> Reviewed-by: Stefan Roese <sr@denx.de> Signed-off-by: Stefan Roese <sr@denx.de> |
||
---|---|---|
.. | ||
.gitignore | ||
controlcenterdc.c | ||
dt_helpers.c | ||
dt_helpers.h | ||
hre.c | ||
hre.h | ||
hydra.c | ||
hydra.h | ||
ihs_phys.c | ||
ihs_phys.h | ||
Kconfig | ||
keyprogram.c | ||
keyprogram.h | ||
kwbimage.cfg.in | ||
MAINTAINERS | ||
Makefile | ||
spl.c |