mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-06-09 23:36:03 +09:00
4f5128ff89
Activate ARCH_SUPPORT_PSCI as other TEGRA124 target and remove CONFIG_ARMV7_PSCI and CONFIG_ARMV7_PSCI_NR_CPUS in configs file as they are migrated in Kconfig. Select CONFIG_ARMV7_PSCI_0_1 (the first PSCI version), because CONFIG_ARMV7_PSCI_0_2 and CONFIG_ARMV7_PSCI_1_0 are not activated in this product. Hi, This patch depend on the previous serie [1]. I don't test this patch on real hardware but after this patch the size of the binary don't change. In .config we have: CONFIG_ARCH_SUPPORT_PSCI=y CONFIG_ARMV7_PSCI=y # CONFIG_ARMV7_PSCI_1_0 is not set # CONFIG_ARMV7_PSCI_0_2 is not set CONFIG_ARMV7_PSCI_0_1=y CONFIG_ARMV7_PSCI_NR_CPUS=4 In u-boot.cfg, this patch only add the 2 lines #define CONFIG_ARCH_SUPPORT_PSCI 1 #define CONFIG_ARMV7_PSCI_0_1 1 [1] "Convert CONFIG_ARMV7_PSCI_1_0 and CONFIG_ARMV7_PSCI_0_2 to Kconfig" http://patchwork.ozlabs.org/project/uboot/list/?series=184029 Regards Patrick END Signed-off-by: Patrick Delaunay <patrick.delaunay@st.com> Reviewed-by: Peter Chubb <peter.chubb@data61.csiro.au> Signed-off-by: Tom Warren <twarren@nvidia.com>
59 lines
1.5 KiB
Plaintext
59 lines
1.5 KiB
Plaintext
if TEGRA124
|
|
|
|
choice
|
|
prompt "Tegra124 board select"
|
|
optional
|
|
|
|
config TARGET_APALIS_TK1
|
|
bool "Toradex Apalis TK1 module"
|
|
select ARCH_SUPPORT_PSCI
|
|
select CPU_V7_HAS_NONSEC
|
|
select CPU_V7_HAS_VIRT
|
|
|
|
config TARGET_JETSON_TK1
|
|
bool "NVIDIA Tegra124 Jetson TK1 board"
|
|
select ARCH_SUPPORT_PSCI
|
|
select BOARD_LATE_INIT
|
|
select CPU_V7_HAS_NONSEC
|
|
select CPU_V7_HAS_VIRT
|
|
|
|
config TARGET_CEI_TK1_SOM
|
|
bool "Colorado Engineering Inc Tegra124 TK1-som board"
|
|
select ARCH_SUPPORT_PSCI
|
|
select BOARD_LATE_INIT
|
|
select CPU_V7_HAS_NONSEC if !SPL_BUILD
|
|
select CPU_V7_HAS_VIRT if !SPL_BUILD
|
|
help
|
|
The Colorado Engineering Tegra TK1-SOM is a very compact
|
|
(51mmx58mm) board that is functionally almost the same as
|
|
the Jetson TK1. The main differences are in which balls on
|
|
the SoC are assigned to which functions, and the PCIEe
|
|
configuration.
|
|
|
|
config TARGET_NYAN_BIG
|
|
bool "Google/NVIDIA Nyan-big Chromebook"
|
|
select BOARD_LATE_INIT
|
|
help
|
|
Nyan Big is a Tegra124 clamshell board that is very similar
|
|
to venice2, but it has a different panel, the sdcard CD and WP
|
|
sense are flipped, and it has a different revision of the AS3722
|
|
PMIC. The retail name is the Acer Chromebook 13 CB5-311-T7NN
|
|
(13.3-inch HD, NVIDIA Tegra K1, 2GB).
|
|
|
|
config TARGET_VENICE2
|
|
bool "NVIDIA Tegra124 Venice2"
|
|
select BOARD_LATE_INIT
|
|
|
|
endchoice
|
|
|
|
config SYS_SOC
|
|
default "tegra124"
|
|
|
|
source "board/cei/cei-tk1-som/Kconfig"
|
|
source "board/nvidia/jetson-tk1/Kconfig"
|
|
source "board/nvidia/nyan-big/Kconfig"
|
|
source "board/nvidia/venice2/Kconfig"
|
|
source "board/toradex/apalis-tk1/Kconfig"
|
|
|
|
endif
|