mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-06-09 23:36:03 +09:00
c978b52410
The Xtensa processor architecture is a configurable, extensible, and synthesizable 32-bit RISC processor core provided by Tensilica, inc. This is the second part of the basic architecture port, adding the 'arch/xtensa' directory and a readme file. Signed-off-by: Chris Zankel <chris@zankel.net> Signed-off-by: Max Filippov <jcmvbkbc@gmail.com> Reviewed-by: Simon Glass <sjg@chromium.org> Reviewed-by: Tom Rini <trini@konsulko.com>
7 lines
138 B
C
7 lines
138 B
C
#ifndef _ASM_XTENSA_UNALIGNED_H
|
|
#define _ASM_XTENSA_UNALIGNED_H
|
|
|
|
#include <asm-generic/unaligned.h>
|
|
|
|
#endif /* _ASM_XTENSA_UNALIGNED_H */
|