mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-06 03:06:16 +09:00
4e280b91a1
This patch adds the support of reset and clock control block (rcc) found on STM32 SoCs. This driver is similar to a MFD linux driver. This driver supports currently STM32H7 only. STM32F4 and STM32F7 will be migrated to this rcc MFD driver in the future to uniformize all STM32 SoCs already upstreamed. Signed-off-by: Christophe Kerello <christophe.kerello@st.com> Signed-off-by: Patrice Chotard <patrice.chotard@st.com> Reviewed-by: Vikas Manocha <vikas.manocha@st.com> Reviewed-by: Simon Glass <sjg@chromium.org>
46 lines
941 B
C
46 lines
941 B
C
/*
|
|
* Copyright (C) STMicroelectronics SA 2017
|
|
* Author(s): Patrice CHOTARD, <patrice.chotard@st.com> for STMicroelectronics.
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <dm.h>
|
|
#include <misc.h>
|
|
#include <dm/lists.h>
|
|
|
|
static int stm32_rcc_bind(struct udevice *dev)
|
|
{
|
|
int ret;
|
|
struct udevice *child;
|
|
|
|
debug("%s(dev=%p)\n", __func__, dev);
|
|
|
|
ret = device_bind_driver_to_node(dev, "stm32h7_rcc_clock",
|
|
"stm32h7_rcc_clock",
|
|
dev_ofnode(dev), &child);
|
|
if (ret)
|
|
return ret;
|
|
|
|
return device_bind_driver_to_node(dev, "stm32_rcc_reset",
|
|
"stm32_rcc_reset",
|
|
dev_ofnode(dev), &child);
|
|
}
|
|
|
|
static const struct misc_ops stm32_rcc_ops = {
|
|
};
|
|
|
|
static const struct udevice_id stm32_rcc_ids[] = {
|
|
{.compatible = "st,stm32h743-rcc"},
|
|
{ }
|
|
};
|
|
|
|
U_BOOT_DRIVER(stm32_rcc) = {
|
|
.name = "stm32-rcc",
|
|
.id = UCLASS_MISC,
|
|
.of_match = stm32_rcc_ids,
|
|
.bind = stm32_rcc_bind,
|
|
.ops = &stm32_rcc_ops,
|
|
};
|