mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-28 21:09:00 +09:00
![]() The ethsys contains not only the clock gating controller, but also the reset controller for the whole ethernet subsystem and its components. This patch adds binding of the reset controller so that the ethernet node can have references on it. Signed-off-by: Weijie Gao <weijie.gao@mediatek.com> |
||
---|---|---|
.. | ||
clk-mt7623.c | ||
clk-mt7629.c | ||
clk-mtk.c | ||
clk-mtk.h | ||
Makefile |