mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-06-09 15:26:03 +09:00
4a84cf06aa
Add low level platform initialization for the AST2600 SoC. The 2-stage booting with U-Boot SPL are leveraged to support different booting mode. However, currently the patch supports only the booting from memory-mapped SPI flash. Signed-off-by: Chia-Wei, Wang <chiawei_wang@aspeedtech.com> Reviewed-by: Ryan Chen <ryan_chen@aspeedtech.com>
44 lines
982 B
Plaintext
44 lines
982 B
Plaintext
if ARCH_ASPEED
|
|
|
|
config SYS_ARCH
|
|
default "arm"
|
|
|
|
config SYS_SOC
|
|
default "aspeed"
|
|
|
|
config SYS_TEXT_BASE
|
|
default 0x00000000
|
|
|
|
choice
|
|
prompt "Aspeed SoC select"
|
|
depends on ARCH_ASPEED
|
|
default ASPEED_AST2500
|
|
|
|
config ASPEED_AST2500
|
|
bool "Support Aspeed AST2500 SoC"
|
|
depends on DM_RESET
|
|
select CPU_ARM1176
|
|
help
|
|
The Aspeed AST2500 is a ARM-based SoC with arm1176 CPU.
|
|
It is used as Board Management Controller on many server boards,
|
|
which is enabled by support of LPC and eSPI peripherals.
|
|
|
|
config ASPEED_AST2600
|
|
bool "Support Aspeed AST2600 SoC"
|
|
select CPU_V7A
|
|
select CPU_V7_HAS_NONSEC
|
|
select SYS_ARCH_TIMER
|
|
select SUPPORT_SPL
|
|
select ENABLE_ARM_SOC_BOOT0_HOOK
|
|
help
|
|
The Aspeed AST2600 is a ARM-based SoC with Cortex-A7 CPU.
|
|
It is used as Board Management Controller on many server boards,
|
|
which is enabled by support of LPC and eSPI peripherals.
|
|
|
|
endchoice
|
|
|
|
source "arch/arm/mach-aspeed/ast2500/Kconfig"
|
|
source "arch/arm/mach-aspeed/ast2600/Kconfig"
|
|
|
|
endif
|