mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-20 08:58:52 +09:00
![]() Each way of the system cache has 256 entries for PH1-Pro4 and older SoCs, whereas 512 entries for PH1-Pro5 and newer SoCs. The line size is still 128 byte. Thus, the way size is 32KB/64KB for old/new SoCs. To keep lowlevel_init SoC-independent, set BOOT_RAM_SIZE to the constant value 32KB. It is large enough for temporary RAM and should work for all the SoCs of UniPhier family. Signed-off-by: Masahiro Yamada <yamada.m@jp.panasonic.com> |
||
---|---|---|
.. | ||
arm-mpcore.h | ||
bcu-regs.h | ||
board.h | ||
boot-device.h | ||
ddrphy-regs.h | ||
debug-uart.S | ||
led.h | ||
mio-regs.h | ||
platdevice.h | ||
sbc-regs.h | ||
sc-regs.h | ||
sg-regs.h | ||
ssc-regs.h | ||
umc-regs.h |