mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-28 21:09:00 +09:00
![Stefan Roese](/assets/img/avatar_default.png)
Move arch/arm/cpu/armv7armada-xp/* -> arch/arm/mach-mvebu/* Since this platform will be extended to support other Marvell SoC's as well, lets rename it directly to mvebu. This will be used by the upcoming Armada 38x suport (A38x). Signed-off-by: Stefan Roese <sr@denx.de> Cc: Masahiro Yamada <yamada.masahiro@socionext.com> Tested-by: Kevin Smith <kevin.smith@elecsyscorp.com> Tested-by: Dirk Eibach <dirk.eibach@gdsys.cc>
62 lines
1.1 KiB
ArmAsm
62 lines
1.1 KiB
ArmAsm
/*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#include <config.h>
|
|
#include <linux/linkage.h>
|
|
|
|
ENTRY(save_boot_params)
|
|
b save_boot_params_ret
|
|
ENDPROC(save_boot_params)
|
|
|
|
/*
|
|
* cache_inv - invalidate Cache line
|
|
* r0 - dest
|
|
*/
|
|
.global cache_inv
|
|
.type cache_inv, %function
|
|
cache_inv:
|
|
|
|
stmfd sp!, {r1-r12}
|
|
|
|
mcr p15, 0, r0, c7, c6, 1
|
|
|
|
ldmfd sp!, {r1-r12}
|
|
bx lr
|
|
|
|
|
|
/*
|
|
* flush_l1_v6 - l1 cache clean invalidate
|
|
* r0 - dest
|
|
*/
|
|
.global flush_l1_v6
|
|
.type flush_l1_v6, %function
|
|
flush_l1_v6:
|
|
|
|
stmfd sp!, {r1-r12}
|
|
|
|
mcr p15, 0, r0, c7, c10, 5 /* @ data memory barrier */
|
|
mcr p15, 0, r0, c7, c14, 1 /* @ clean & invalidate D line */
|
|
mcr p15, 0, r0, c7, c10, 4 /* @ data sync barrier */
|
|
|
|
ldmfd sp!, {r1-r12}
|
|
bx lr
|
|
|
|
|
|
/*
|
|
* flush_l1_v7 - l1 cache clean invalidate
|
|
* r0 - dest
|
|
*/
|
|
.global flush_l1_v7
|
|
.type flush_l1_v7, %function
|
|
flush_l1_v7:
|
|
|
|
stmfd sp!, {r1-r12}
|
|
|
|
dmb /* @data memory barrier */
|
|
mcr p15, 0, r0, c7, c14, 1 /* @ clean & invalidate D line */
|
|
dsb /* @data sync barrier */
|
|
|
|
ldmfd sp!, {r1-r12}
|
|
bx lr
|