mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-05 10:46:15 +09:00
2d91b53331
Added the following: 1. defconfig for LS1012AFRWY Secure boot 2. PfE Validation support Signed-off-by: Vinitha V Pillai <vinitha.pillai@nxp.com> Reviewed-by: York Sun <york.sun@nxp.com>
85 lines
1.3 KiB
Plaintext
85 lines
1.3 KiB
Plaintext
if TARGET_LS1012AFRDM
|
|
|
|
config SYS_BOARD
|
|
default "ls1012afrdm"
|
|
|
|
config SYS_VENDOR
|
|
default "freescale"
|
|
|
|
config SYS_SOC
|
|
default "fsl-layerscape"
|
|
|
|
config SYS_CONFIG_NAME
|
|
default "ls1012afrdm"
|
|
|
|
config SYS_LS_PFE_FW_ADDR
|
|
hex "Flash address of PFE firmware"
|
|
default 0x40a00000
|
|
|
|
config SYS_LS_PPA_FW_ADDR
|
|
hex "PPA Firmware Addr"
|
|
default 0x40400000
|
|
endif
|
|
|
|
if FSL_PFE
|
|
|
|
config BOARD_SPECIFIC_OPTIONS # dummy
|
|
def_bool y
|
|
select PHYLIB
|
|
imply PHY_REALTEK
|
|
imply PHY_ATHEROS
|
|
|
|
config DDR_PFE_PHYS_BASEADDR
|
|
hex "PFE DDR physical base address"
|
|
default 0x03800000
|
|
|
|
config DDR_PFE_BASEADDR
|
|
hex "PFE DDR base address"
|
|
default 0x83800000
|
|
|
|
config PFE_EMAC1_PHY_ADDR
|
|
hex "PFE DDR base address"
|
|
default 0x2
|
|
|
|
config PFE_EMAC2_PHY_ADDR
|
|
hex "PFE DDR base address"
|
|
default 0x1
|
|
|
|
endif
|
|
|
|
if TARGET_LS1012AFRWY
|
|
|
|
config SYS_BOARD
|
|
default "ls1012afrdm"
|
|
|
|
config SYS_VENDOR
|
|
default "freescale"
|
|
|
|
config SYS_SOC
|
|
default "fsl-layerscape"
|
|
|
|
config SYS_CONFIG_NAME
|
|
default "ls1012afrwy"
|
|
|
|
config SYS_LS_PFE_FW_ADDR
|
|
hex "Flash address of PFE firmware"
|
|
default 0x40020000
|
|
|
|
config SYS_LS_PPA_FW_ADDR
|
|
hex "PPA Firmware Addr"
|
|
default 0x40060000
|
|
|
|
config SYS_LS_PPA_ESBC_ADDR
|
|
hex "PPA Firmware HDR Addr"
|
|
default 0x401f4000
|
|
|
|
config SYS_LS_PFE_ESBC_ADDR
|
|
hex "PFE Firmware HDR Addr"
|
|
default 0x401f8000
|
|
|
|
endif
|
|
|
|
if TARGET_LS1012AFRDM || TARGET_LS1012AFRWY
|
|
source "board/freescale/common/Kconfig"
|
|
endif
|