mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-21 18:39:43 +09:00
137db2d7f5
adapt s5pc1xx to the new layered cache maintenance framework Signed-off-by: Aneesh V <aneesh@ti.com>
45 lines
1.3 KiB
ArmAsm
45 lines
1.3 KiB
ArmAsm
/*
|
|
* Copyright (C) 2009 Samsung Electronics
|
|
* Minkyu Kang <mk7.kang@samsung.com>
|
|
*
|
|
* based on arch/arm/cpu/armv7/omap3/cache.S
|
|
*
|
|
* See file CREDITS for list of people who contributed to this
|
|
* project.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
* MA 02111-1307 USA
|
|
*/
|
|
|
|
.align 5
|
|
|
|
#ifndef CONFIG_SYS_L2CACHE_OFF
|
|
.global v7_outer_cache_enable
|
|
v7_outer_cache_enable:
|
|
push {r0, r1, r2, lr}
|
|
mrc 15, 0, r3, cr1, cr0, 1
|
|
orr r3, r3, #2
|
|
mcr 15, 0, r3, cr1, cr0, 1
|
|
pop {r1, r2, r3, pc}
|
|
|
|
.global v7_outer_cache_disable
|
|
v7_outer_cache_disable:
|
|
push {r0, r1, r2, lr}
|
|
mrc 15, 0, r3, cr1, cr0, 1
|
|
bic r3, r3, #2
|
|
mcr 15, 0, r3, cr1, cr0, 1
|
|
pop {r1, r2, r3, pc}
|
|
#endif
|