mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-09-20 11:40:25 +09:00
1b3e3c4f26
We used to have fixed parameters for soldered DDR chips. This patch introduces CONFIG_SYS_DDR_RAW_TIMING to enable calculation based on timing data from DDR chip datasheet, implemneted in board-specific files or header files. Signed-off-by: York Sun <yorksun@freescale.com> Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
45 lines
1.0 KiB
Makefile
45 lines
1.0 KiB
Makefile
#
|
|
# Copyright 2008 Freescale Semiconductor, Inc.
|
|
#
|
|
# This program is free software; you can redistribute it and/or
|
|
# modify it under the terms of the GNU General Public License
|
|
# Version 2 as published by the Free Software Foundation.
|
|
#
|
|
|
|
include $(TOPDIR)/config.mk
|
|
|
|
LIB = $(obj)libddr.o
|
|
|
|
COBJS-$(CONFIG_FSL_DDR1) += main.o util.o ctrl_regs.o options.o \
|
|
lc_common_dimm_params.o
|
|
|
|
COBJS-$(CONFIG_FSL_DDR2) += main.o util.o ctrl_regs.o options.o \
|
|
lc_common_dimm_params.o
|
|
|
|
COBJS-$(CONFIG_FSL_DDR3) += main.o util.o ctrl_regs.o options.o \
|
|
lc_common_dimm_params.o
|
|
ifdef CONFIG_DDR_SPD
|
|
SPD := y
|
|
endif
|
|
ifdef CONFIG_SPD_EEPROM
|
|
SPD := y
|
|
endif
|
|
ifdef SPD
|
|
COBJS-$(CONFIG_FSL_DDR1) += ddr1_dimm_params.o
|
|
COBJS-$(CONFIG_FSL_DDR2) += ddr2_dimm_params.o
|
|
COBJS-$(CONFIG_FSL_DDR3) += ddr3_dimm_params.o
|
|
endif
|
|
|
|
|
|
SRCS := $(START:.o=.S) $(SOBJS-y:.o=.S) $(COBJS-y:.o=.c)
|
|
OBJS := $(addprefix $(obj),$(SOBJS-y) $(COBJS-y))
|
|
|
|
all: $(obj).depend $(LIB)
|
|
|
|
$(LIB): $(OBJS)
|
|
$(call cmd_link_o_target, $(OBJS))
|
|
|
|
include $(SRCTREE)/rules.mk
|
|
|
|
sinclude $(obj).depend
|