mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-06-09 23:36:03 +09:00
39aaca1f66
The means to determine the core, bus, and DDR frequencies are completely new on CoreNet style platforms. Additionally on p4080 we can have different frequencies for FMAN and PME IP blocks. We need to keep track of the FMAN & PME frequencies since they are used for time stamping capabilities inside each block. Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
31 lines
564 B
C
31 lines
564 B
C
/*
|
|
* Copyright 2003 Motorola,Inc.
|
|
* Xianghua Xiao(x.xiao@motorola.com)
|
|
*/
|
|
|
|
#ifndef __E500_H__
|
|
#define __E500_H__
|
|
|
|
#ifndef __ASSEMBLY__
|
|
|
|
typedef struct
|
|
{
|
|
unsigned long freqProcessor[CONFIG_MAX_CPUS];
|
|
unsigned long freqSystemBus;
|
|
unsigned long freqDDRBus;
|
|
unsigned long freqLocalBus;
|
|
unsigned long freqQE;
|
|
#ifdef CONFIG_SYS_DPAA_FMAN
|
|
unsigned long freqFMan[CONFIG_SYS_NUM_FMAN];
|
|
#endif
|
|
#ifdef CONFIG_SYS_DPAA_PME
|
|
unsigned long freqPME;
|
|
#endif
|
|
} MPC85xx_SYS_INFO;
|
|
|
|
#endif /* _ASMLANGUAGE */
|
|
|
|
#define RESET_VECTOR 0xfffffffc
|
|
|
|
#endif /* __E500_H__ */
|