mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-23 10:28:51 +09:00
![wdenk](/assets/img/avatar_default.png)
Fixed rarp boot method for IA32 and other little-endian CPUs. * Patch by Marc Singer, 28 May 2003: Added port I/O commands. * Patch by Matthew McClintock, 28 May 2003 - cpu/mpc824x/start.S: fix relocation code when booting from RAM - minor patches for utx8245 * Patch by Daniel Engström, 28 May 2003: x86 update * Patch by Dave Ellis, 9 May 2003 + 27 May 2003: add nand flash support to SXNI855T configuration fix/extend nand flash support: - fix 'nand erase' command so does not erase bad blocks - fix 'nand write' command so does not write to bad blocks - fix nand_probe() so handles no flash detected properly - add doc/README.nand - add .jffs2 and .oob options to nand read/write - add 'nand bad' command to list bad blocks - add 'clean' option to 'nand erase' to write JFFS2 clean markers - make NAND read/write faster * Patch by Rune Torgersen, 23 May 2003: Update for MPC8266ADS board
30 lines
955 B
Plaintext
30 lines
955 B
Plaintext
i386 port missing features:
|
|
* i386 cleaness (wbinvld is 486+ ... )
|
|
* Pentium TSC timer/udelay
|
|
* setup the BIOS data area and BIOS equipment word to reflect machine config.
|
|
* Make reset work (from Linux and from the boot prompt)
|
|
* DMA, FDC, RTC, KBC initialization
|
|
* split of part of cpu/i386/interrupt.c to cpu/i385/entry.c?
|
|
* re-entry of protected mode from real mode, should be added to realmode_switch.S
|
|
(and used by INT 10h and INT 16h handlers for console I/O during early
|
|
linux boot...)
|
|
* missing functions in lib_i386 and cpu/i386
|
|
* speaker beep interface
|
|
|
|
|
|
SC520 missing features:
|
|
* Watchdog
|
|
* SC520 timer/udelay
|
|
* SC520 3rd PIC
|
|
* SC520 ICE serial
|
|
* SC520 MMCR reset
|
|
|
|
SC520 CDP board support missing features:
|
|
* environment in sram
|
|
|
|
SC520 CDP board support bugs:
|
|
* SPI EEPROM support does not work
|
|
* 0x680 LEDS dos not work for me
|
|
* is it possible to make both the internal serial ports and the
|
|
ports on the sio work at the same time?
|