mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-04 17:23:45 +09:00
4568e2041c
- For some Marvell SoCs, like armada-3700, there are both USB host and device controller, but on PHY level the configuration is the same. - The new type supports both USB device and USB host - This patch is cherry-picked from u-boot-2015 as-is. Change-Id: I01262027edd8ec23391cff6fb409b3009aedfbb9 Signed-off-by: jinghua <jinghua@marvell.com> Signed-off-by: Ken Ma <make@marvell.com> Reviewed-by: Igal Liberman <igall@marvell.com>
64 lines
1.6 KiB
C
64 lines
1.6 KiB
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* Copyright (C) 2015-2016 Marvell International Ltd.
|
|
*/
|
|
|
|
#ifndef _COMPHY_DATA_H_
|
|
#define _COMPHY_DATA_H_
|
|
|
|
#define PHY_SPEED_1_25G 0
|
|
#define PHY_SPEED_1_5G 1
|
|
#define PHY_SPEED_2_5G 2
|
|
#define PHY_SPEED_3G 3
|
|
#define PHY_SPEED_3_125G 4
|
|
#define PHY_SPEED_5G 5
|
|
#define PHY_SPEED_5_15625G 6
|
|
#define PHY_SPEED_6G 7
|
|
#define PHY_SPEED_6_25G 8
|
|
#define PHY_SPEED_10_3125G 9
|
|
#define PHY_SPEED_MAX 10
|
|
#define PHY_SPEED_INVALID 0xff
|
|
|
|
#define PHY_TYPE_UNCONNECTED 0
|
|
#define PHY_TYPE_PEX0 1
|
|
#define PHY_TYPE_PEX1 2
|
|
#define PHY_TYPE_PEX2 3
|
|
#define PHY_TYPE_PEX3 4
|
|
#define PHY_TYPE_SATA0 5
|
|
#define PHY_TYPE_SATA1 6
|
|
#define PHY_TYPE_SATA2 7
|
|
#define PHY_TYPE_SATA3 8
|
|
#define PHY_TYPE_SGMII0 9
|
|
#define PHY_TYPE_SGMII1 10
|
|
#define PHY_TYPE_SGMII2 11
|
|
#define PHY_TYPE_SGMII3 12
|
|
#define PHY_TYPE_QSGMII 13
|
|
#define PHY_TYPE_USB3 14
|
|
#define PHY_TYPE_USB3_HOST0 15
|
|
#define PHY_TYPE_USB3_HOST1 16
|
|
#define PHY_TYPE_USB3_DEVICE 17
|
|
#define PHY_TYPE_XAUI0 18
|
|
#define PHY_TYPE_XAUI1 19
|
|
#define PHY_TYPE_XAUI2 20
|
|
#define PHY_TYPE_XAUI3 21
|
|
#define PHY_TYPE_RXAUI0 22
|
|
#define PHY_TYPE_RXAUI1 23
|
|
#define PHY_TYPE_SFI 24
|
|
#define PHY_TYPE_IGNORE 25
|
|
#define PHY_TYPE_MAX 26
|
|
#define PHY_TYPE_INVALID 0xff
|
|
|
|
#define PHY_POLARITY_NO_INVERT 0
|
|
#define PHY_POLARITY_TXD_INVERT 1
|
|
#define PHY_POLARITY_RXD_INVERT 2
|
|
#define PHY_POLARITY_ALL_INVERT \
|
|
(PHY_POLARITY_TXD_INVERT | PHY_POLARITY_RXD_INVERT)
|
|
|
|
#define UTMI_PHY_TO_USB3_HOST0 0
|
|
#define UTMI_PHY_TO_USB3_HOST1 1
|
|
#define UTMI_PHY_TO_USB3_DEVICE0 2
|
|
#define UTMI_PHY_INVALID 0xff
|
|
|
|
#endif /* _COMPHY_DATA_H_ */
|
|
|