mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-23 03:19:43 +09:00
cf959c7d66
This patch adds NAND booting support for the AMCC Bamboo eval board. Since the NAND-SPL boot image is limited to 4kbytes, this version only supports the onboard 64MBytes of DDR. The DIMM modules can't be supported, since the setup code for I2C DIMM autodetection and configuration is too big for this NAND bootloader. Signed-off-by: Stefan Roese <sr@denx.de>
50 lines
1.5 KiB
Makefile
50 lines
1.5 KiB
Makefile
#
|
|
# (C) Copyright 2007
|
|
# Stefan Roese, DENX Software Engineering, sr@denx.de.
|
|
#
|
|
# See file CREDITS for list of people who contributed to this
|
|
# project.
|
|
#
|
|
# This program is free software; you can redistribute it and/or
|
|
# modify it under the terms of the GNU General Public License as
|
|
# published by the Free Software Foundation; either version 2 of
|
|
# the License, or (at your option) any later version.
|
|
#
|
|
# This program is distributed in the hope that it will be useful,
|
|
# but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
# GNU General Public License for more details.
|
|
#
|
|
# You should have received a copy of the GNU General Public License
|
|
# along with this program; if not, write to the Free Software
|
|
# Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
# MA 02111-1307 USA
|
|
#
|
|
#
|
|
# AMCC 440EP Reference Platform (Bamboo) board
|
|
#
|
|
|
|
#
|
|
# TEXT_BASE for SPL:
|
|
#
|
|
# On 440EP(x) platforms the SPL is located at 0xfffff000...0xffffffff,
|
|
# in the last 4kBytes of memory space in cache.
|
|
# We will copy this SPL into instruction-cache in start.S. So we set
|
|
# TEXT_BASE to starting address in i-cache here.
|
|
#
|
|
TEXT_BASE = 0x00800000
|
|
|
|
# PAD_TO used to generate a 16kByte binary needed for the combined image
|
|
# -> PAD_TO = TEXT_BASE + 0x4000
|
|
PAD_TO = 0x00804000
|
|
|
|
PLATFORM_CPPFLAGS += -DCONFIG_440=1
|
|
|
|
ifeq ($(debug),1)
|
|
PLATFORM_CPPFLAGS += -DDEBUG
|
|
endif
|
|
|
|
ifeq ($(dbcr),1)
|
|
PLATFORM_CPPFLAGS += -DCFG_INIT_DBCR=0x8cff0000
|
|
endif
|