mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-09 12:46:17 +09:00
bb25aca134
Convert reset manager for Gen5, Arria 10 and Stratix 10 from struct to defines. Change to get reset manager base address from DT node instead of using #define. spl_early_init() initializes the DT setup. So, move spl_early_init() to beginning of function and before get base address from DT. Signed-off-by: Ley Foon Tan <ley.foon.tan@intel.com> Reviewed-by: Simon Goldschmidt <simon.k.r.goldschmidt@gmail.com>
46 lines
1.3 KiB
C
46 lines
1.3 KiB
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* Copyright (C) 2012-2017 Altera Corporation <www.altera.com>
|
|
*/
|
|
|
|
#ifndef _RESET_MANAGER_GEN5_H_
|
|
#define _RESET_MANAGER_GEN5_H_
|
|
|
|
#include <dt-bindings/reset/altr,rst-mgr.h>
|
|
|
|
void socfpga_bridges_set_handoff_regs(bool h2f, bool lwh2f, bool f2h);
|
|
void socfpga_bridges_reset(int enable);
|
|
|
|
#define RSTMGR_GEN5_STATUS 0x00
|
|
#define RSTMGR_GEN5_CTRL 0x04
|
|
#define RSTMGR_GEN5_MPUMODRST 0x10
|
|
#define RSTMGR_GEN5_PERMODRST 0x14
|
|
#define RSTMGR_GEN5_PER2MODRST 0x18
|
|
#define RSTMGR_GEN5_BRGMODRST 0x1c
|
|
#define RSTMGR_GEN5_MISCMODRST 0x20
|
|
|
|
#define RSTMGR_CTRL RSTMGR_GEN5_CTRL
|
|
|
|
/*
|
|
* SocFPGA Cyclone V/Arria V reset IDs, bank mapping is as follows:
|
|
* 0 ... mpumodrst
|
|
* 1 ... permodrst
|
|
* 2 ... per2modrst
|
|
* 3 ... brgmodrst
|
|
* 4 ... miscmodrst
|
|
*/
|
|
#define RSTMGR_EMAC0 RSTMGR_DEFINE(1, 0)
|
|
#define RSTMGR_EMAC1 RSTMGR_DEFINE(1, 1)
|
|
#define RSTMGR_NAND RSTMGR_DEFINE(1, 4)
|
|
#define RSTMGR_QSPI RSTMGR_DEFINE(1, 5)
|
|
#define RSTMGR_L4WD0 RSTMGR_DEFINE(1, 6)
|
|
#define RSTMGR_OSC1TIMER0 RSTMGR_DEFINE(1, 8)
|
|
#define RSTMGR_UART0 RSTMGR_DEFINE(1, 16)
|
|
#define RSTMGR_SPIM0 RSTMGR_DEFINE(1, 18)
|
|
#define RSTMGR_SPIM1 RSTMGR_DEFINE(1, 19)
|
|
#define RSTMGR_SDMMC RSTMGR_DEFINE(1, 22)
|
|
#define RSTMGR_DMA RSTMGR_DEFINE(1, 28)
|
|
#define RSTMGR_SDR RSTMGR_DEFINE(1, 29)
|
|
|
|
#endif /* _RESET_MANAGER_GEN5_H_ */
|