mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-31 14:28:52 +09:00
38f25b125e
Errata ID:i727 Description: The refresh rate is programmed in the EMIF_SDRAM_REF_CTRL[15:0] REG_REFRESH_RATE parameter taking into account frequency of the device. When a warm reset is applied on the system, the OMAP processor restarts with another OPP and so frequency is not the same. Due to this frequency change, the refresh rate will be too low and could result in an unexpected behavior on the memory side. Workaround: The workaround is to force self-refresh when coming back from the warm reset with the following sequence: • Set EMIF_PWR_MGMT_CTRL[10:8] REG_LP_MODE to 0x2 • Set EMIF_PWR_MGMT_CTRL[7:4] REG_SR_TIM to 0x0 • Do a dummy read (loads automatically new value of sr_tim) This will reduce the risk of memory content corruption, but memory content can't be guaranteed after a warm reset. This errata is impacted on OMAP4430: 1.0, 2.0, 2.1, 2.2, 2.3 OMAP4460: 1.0, 1.1 OMAP4470: 1.0 OMAP5430: 1.0 Signed-off-by: Lokesh Vutla <lokeshvutla@ti.com> Signed-off-by: R Sricharan <r.sricharan@ti.com> Signed-off-by: Senthilvadivu Guruswamy <svadivu@ti.com>
121 lines
3.6 KiB
C
121 lines
3.6 KiB
C
/*
|
|
* (C) Copyright 2010
|
|
* Texas Instruments, <www.ti.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
* MA 02111-1307 USA
|
|
*/
|
|
|
|
#ifndef _SYS_PROTO_H_
|
|
#define _SYS_PROTO_H_
|
|
|
|
#include <asm/arch/omap.h>
|
|
#include <asm/io.h>
|
|
#include <asm/arch/clocks.h>
|
|
#include <asm/omap_common.h>
|
|
#include <asm/arch/mux_omap5.h>
|
|
#include <asm/arch/clocks.h>
|
|
|
|
struct omap_sysinfo {
|
|
char *board_string;
|
|
};
|
|
extern const struct omap_sysinfo sysinfo;
|
|
|
|
void gpmc_init(void);
|
|
void watchdog_init(void);
|
|
u32 get_device_type(void);
|
|
void do_set_mux(u32 base, struct pad_conf_entry const *array, int size);
|
|
void set_muxconf_regs_essential(void);
|
|
void set_muxconf_regs_non_essential(void);
|
|
void sr32(void *, u32, u32, u32);
|
|
u32 wait_on_value(u32, u32, void *, u32);
|
|
void sdelay(unsigned long);
|
|
void omap_rev_string(void);
|
|
void setup_clocks_for_console(void);
|
|
void prcm_init(void);
|
|
void bypass_dpll(u32 *const base);
|
|
void freq_update_core(void);
|
|
u32 get_sys_clk_freq(void);
|
|
u32 omap5_ddr_clk(void);
|
|
void cancel_out(u32 *num, u32 *den, u32 den_limit);
|
|
void sdram_init(void);
|
|
u32 omap_sdram_size(void);
|
|
u32 cortex_rev(void);
|
|
void init_omap_revision(void);
|
|
void do_io_settings(void);
|
|
void omap_vc_init(u16 speed_khz);
|
|
int omap_vc_bypass_send_value(u8 sa, u8 reg_addr, u8 reg_data);
|
|
u32 warm_reset(void);
|
|
void force_emif_self_refresh(void);
|
|
|
|
/*
|
|
* This is used to verify if the configuration header
|
|
* was executed by Romcode prior to control of transfer
|
|
* to the bootloader. SPL is responsible for saving and
|
|
* passing this to the u-boot.
|
|
*/
|
|
extern struct omap_boot_parameters boot_params;
|
|
|
|
static inline u32 running_from_sdram(void)
|
|
{
|
|
u32 pc;
|
|
asm volatile ("mov %0, pc" : "=r" (pc));
|
|
return ((pc >= OMAP54XX_DRAM_ADDR_SPACE_START) &&
|
|
(pc < OMAP54XX_DRAM_ADDR_SPACE_END));
|
|
}
|
|
|
|
static inline u8 uboot_loaded_by_spl(void)
|
|
{
|
|
/*
|
|
* u-boot can be running from sdram either because of configuration
|
|
* Header or by SPL. If because of CH, then the romcode sets the
|
|
* CHSETTINGS executed bit to true in the boot parameter structure that
|
|
* it passes to the bootloader.This parameter is stored in the ch_flags
|
|
* variable by both SPL and u-boot.Check out for CHSETTINGS, which is a
|
|
* mandatory section if CH is present.
|
|
*/
|
|
if ((boot_params.ch_flags) & (CH_FLAGS_CHSETTINGS))
|
|
return 0;
|
|
else
|
|
return running_from_sdram();
|
|
}
|
|
/*
|
|
* The basic hardware init of OMAP(s_init()) can happen in 4
|
|
* different contexts:
|
|
* 1. SPL running from SRAM
|
|
* 2. U-Boot running from FLASH
|
|
* 3. Non-XIP U-Boot loaded to SDRAM by SPL
|
|
* 4. Non-XIP U-Boot loaded to SDRAM by ROM code using the
|
|
* Configuration Header feature
|
|
*
|
|
* This function finds this context.
|
|
* Defining as inline may help in compiling out unused functions in SPL
|
|
*/
|
|
static inline u32 omap_hw_init_context(void)
|
|
{
|
|
#ifdef CONFIG_SPL_BUILD
|
|
return OMAP_INIT_CONTEXT_SPL;
|
|
#else
|
|
if (uboot_loaded_by_spl())
|
|
return OMAP_INIT_CONTEXT_UBOOT_AFTER_SPL;
|
|
else if (running_from_sdram())
|
|
return OMAP_INIT_CONTEXT_UBOOT_AFTER_CH;
|
|
else
|
|
return OMAP_INIT_CONTEXT_UBOOT_FROM_NOR;
|
|
#endif
|
|
}
|
|
|
|
#endif
|