mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-06-09 23:36:03 +09:00
412ae53aad
Work_92105 from Work Microwave is an LPC3250- based board with the following features: - 64MB or 128MB SDR DRAM - 1 GB SLC NAND, managed through MLC controller. - Ethernet - Ethernet + PHY SMSC8710 - I2C: - EEPROM (24M01-compatible) - RTC (DS1374-compatible) - Temperature sensor (DS620) - DACs (2 x MAX518) - SPI (through SSP interface) - Port expander MAX6957 - LCD display (HD44780-compatible), controlled through the port expander and DACs This board has SPL support, and uses the LPC32XX boot image format. Signed-off-by: Albert ARIBAUD (3ADEV) <albert.aribaud@3adev.fr>
68 lines
1.5 KiB
C
68 lines
1.5 KiB
C
/*
|
|
* Copyright (C) 2011 by Vladimir Zapolskiy <vz@mleia.com>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <netdev.h>
|
|
#include <asm/arch/cpu.h>
|
|
#include <asm/arch/clk.h>
|
|
#include <asm/arch/wdt.h>
|
|
#include <asm/arch/sys_proto.h>
|
|
#include <asm/io.h>
|
|
|
|
static struct clk_pm_regs *clk = (struct clk_pm_regs *)CLK_PM_BASE;
|
|
static struct wdt_regs *wdt = (struct wdt_regs *)WDT_BASE;
|
|
|
|
void reset_cpu(ulong addr)
|
|
{
|
|
/* Enable watchdog clock */
|
|
setbits_le32(&clk->timclk_ctrl, CLK_TIMCLK_WATCHDOG);
|
|
|
|
/* Reset pulse length is 13005 peripheral clock frames */
|
|
writel(13000, &wdt->pulse);
|
|
|
|
/* Force WDOG_RESET2 and RESOUT_N signal active */
|
|
writel(WDTIM_MCTRL_RESFRC2 | WDTIM_MCTRL_RESFRC1 | WDTIM_MCTRL_M_RES2,
|
|
&wdt->mctrl);
|
|
|
|
while (1)
|
|
/* NOP */;
|
|
}
|
|
|
|
#if defined(CONFIG_ARCH_CPU_INIT)
|
|
int arch_cpu_init(void)
|
|
{
|
|
/*
|
|
* It might be necessary to flush data cache, if U-boot is loaded
|
|
* from kickstart bootloader, e.g. from S1L loader
|
|
*/
|
|
flush_dcache_all();
|
|
|
|
return 0;
|
|
}
|
|
#else
|
|
#error "You have to select CONFIG_ARCH_CPU_INIT"
|
|
#endif
|
|
|
|
#if defined(CONFIG_DISPLAY_CPUINFO)
|
|
int print_cpuinfo(void)
|
|
{
|
|
printf("CPU: NXP LPC32XX\n");
|
|
printf("CPU clock: %uMHz\n", get_hclk_pll_rate() / 1000000);
|
|
printf("AHB bus clock: %uMHz\n", get_hclk_clk_rate() / 1000000);
|
|
printf("Peripheral clock: %uMHz\n", get_periph_clk_rate() / 1000000);
|
|
|
|
return 0;
|
|
}
|
|
#endif
|
|
|
|
#ifdef CONFIG_LPC32XX_ETH
|
|
int cpu_eth_init(bd_t *bis)
|
|
{
|
|
lpc32xx_eth_initialize(bis);
|
|
return 0;
|
|
}
|
|
#endif
|