mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-31 22:39:08 +09:00
![Tom Rini](/assets/img/avatar_default.png)
When U-Boot started using SPDX tags we were among the early adopters and there weren't a lot of other examples to borrow from. So we picked the area of the file that usually had a full license text and replaced it with an appropriate SPDX-License-Identifier: entry. Since then, the Linux Kernel has adopted SPDX tags and they place it as the very first line in a file (except where shebangs are used, then it's second line) and with slightly different comment styles than us. In part due to community overlap, in part due to better tag visibility and in part for other minor reasons, switch over to that style. This commit changes all instances where we have a single declared license in the tag as both the before and after are identical in tag contents. There's also a few places where I found we did not have a tag and have introduced one. Signed-off-by: Tom Rini <trini@konsulko.com>
55 lines
1.4 KiB
C
55 lines
1.4 KiB
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/**
|
|
* io.h - DesignWare USB3 DRD IO Header
|
|
*
|
|
* Copyright (C) 2014 Texas Instruments Incorporated - http://www.ti.com
|
|
*
|
|
* Authors: Felipe Balbi <balbi@ti.com>,
|
|
* Sebastian Andrzej Siewior <bigeasy@linutronix.de>
|
|
*
|
|
* Taken from Linux Kernel v3.19-rc1 (drivers/usb/dwc3/io.h) and ported
|
|
* to uboot.
|
|
*
|
|
* commit 2c4cbe6e5a : usb: dwc3: add tracepoints to aid debugging
|
|
*
|
|
*/
|
|
|
|
#ifndef __DRIVERS_USB_DWC3_IO_H
|
|
#define __DRIVERS_USB_DWC3_IO_H
|
|
|
|
#include <asm/io.h>
|
|
|
|
#define CACHELINE_SIZE CONFIG_SYS_CACHELINE_SIZE
|
|
static inline u32 dwc3_readl(void __iomem *base, u32 offset)
|
|
{
|
|
unsigned long offs = offset - DWC3_GLOBALS_REGS_START;
|
|
u32 value;
|
|
|
|
/*
|
|
* We requested the mem region starting from the Globals address
|
|
* space, see dwc3_probe in core.c.
|
|
* However, the offsets are given starting from xHCI address space.
|
|
*/
|
|
value = readl(base + offs);
|
|
|
|
return value;
|
|
}
|
|
|
|
static inline void dwc3_writel(void __iomem *base, u32 offset, u32 value)
|
|
{
|
|
unsigned long offs = offset - DWC3_GLOBALS_REGS_START;
|
|
|
|
/*
|
|
* We requested the mem region starting from the Globals address
|
|
* space, see dwc3_probe in core.c.
|
|
* However, the offsets are given starting from xHCI address space.
|
|
*/
|
|
writel(value, base + offs);
|
|
}
|
|
|
|
static inline void dwc3_flush_cache(uintptr_t addr, int length)
|
|
{
|
|
flush_dcache_range(addr, addr + ROUND(length, CACHELINE_SIZE));
|
|
}
|
|
#endif /* __DRIVERS_USB_DWC3_IO_H */
|