mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-07 19:56:18 +09:00
40109f4d7e
On K3 devices there are 2 conditions where R5F can deadlock: 1.When software is performing series of store operations to cacheable write back/write allocate memory region and later on software execute barrier operation (DSB or DMB). R5F may hang at the barrier instruction. 2.When software is performing a mix of load and store operations within a tight loop and store operations are all writing to cacheable write back/write allocates memory regions, R5F may hang at one of the load instruction. To avoid the above two conditions disable linefill optimization inside Cortex R5F which will make R5F to only issue up to 2 cache line fills at any point of time. Signed-off-by: Lokesh Vutla <lokeshvutla@ti.com>
20 lines
408 B
C
20 lines
408 B
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* K3: Architecture common definitions
|
|
*
|
|
* Copyright (C) 2018 Texas Instruments Incorporated - http://www.ti.com/
|
|
* Lokesh Vutla <lokeshvutla@ti.com>
|
|
*/
|
|
|
|
#include <asm/armv7_mpu.h>
|
|
|
|
#define AM654 2
|
|
#define J721E 4
|
|
|
|
#define REV_PG1_0 0
|
|
#define REV_PG2_0 1
|
|
|
|
void setup_k3_mpu_regions(void);
|
|
int early_console_init(void);
|
|
void disable_linefill_optimization(void);
|