mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-11 13:46:17 +09:00
01a97a11db
There are currently many places that define the list of all Tegra GPIOs; the DT binding header and custom Tegra-specific header file gpio.h. Fix the redundancy by replacing everything with the DT binding header file. Signed-off-by: Stephen Warren <swarren@nvidia.com> Reviewed-by: Simon Glass <sjg@chromium.org> Signed-off-by: Tom Warren <twarren@nvidia.com>
45 lines
1.0 KiB
C
45 lines
1.0 KiB
C
/*
|
|
* (C) Copyright 2010,2011
|
|
* NVIDIA Corporation <www.nvidia.com>
|
|
* (C) Copyright 2011-2012
|
|
* Avionic Design GmbH <www.avionic-design.de>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <ns16550.h>
|
|
#include <asm/io.h>
|
|
#include <asm/gpio.h>
|
|
#include <asm/arch/clock.h>
|
|
#include <asm/arch/funcmux.h>
|
|
#include <asm/arch/pinmux.h>
|
|
#include <asm/arch/tegra.h>
|
|
#include <asm/arch-tegra/board.h>
|
|
#include <asm/arch-tegra/clk_rst.h>
|
|
#include <asm/arch-tegra/sys_proto.h>
|
|
#include <asm/arch-tegra/uart.h>
|
|
|
|
#ifdef CONFIG_BOARD_EARLY_INIT_F
|
|
void gpio_early_init(void)
|
|
{
|
|
gpio_request(TEGRA_GPIO(I, 4), NULL);
|
|
gpio_direction_output(TEGRA_GPIO(I, 4), 1);
|
|
}
|
|
#endif
|
|
|
|
#ifdef CONFIG_TEGRA_MMC
|
|
/*
|
|
* Routine: pin_mux_mmc
|
|
* Description: setup the pin muxes/tristate values for the SDMMC(s)
|
|
*/
|
|
void pin_mux_mmc(void)
|
|
{
|
|
funcmux_select(PERIPH_ID_SDMMC4, FUNCMUX_SDMMC4_ATB_GMA_GME_8_BIT);
|
|
/* for write-protect GPIO PI6 */
|
|
pinmux_tristate_disable(PMUX_PINGRP_ATA);
|
|
/* for CD GPIO PH2 */
|
|
pinmux_tristate_disable(PMUX_PINGRP_ATD);
|
|
}
|
|
#endif
|