mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-31 06:18:51 +09:00
![stefano babic](/assets/img/avatar_default.png)
This patch add support for the Trizeps IV module (520Mhz). Signed-off-by: Stefano Babic <sbabic@denx.de>
147 lines
3.4 KiB
C
147 lines
3.4 KiB
C
/*
|
|
* (C) Copyright 2007
|
|
* Stefano Babic, DENX Gmbh, sbabic@denx.de
|
|
*
|
|
* (C) Copyright 2004
|
|
* Robert Whaley, Applied Data Systems, Inc. rwhaley@applieddata.net
|
|
*
|
|
* (C) Copyright 2002
|
|
* Kyle Harris, Nexus Technologies, Inc. kharris@nexus-tech.net
|
|
*
|
|
* (C) Copyright 2002
|
|
* Sysgo Real-Time Solutions, GmbH <www.elinos.com>
|
|
* Marius Groeger <mgroeger@sysgo.de>
|
|
*
|
|
* See file CREDITS for list of people who contributed to this
|
|
* project.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
* MA 02111-1307 USA
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <asm/arch/pxa-regs.h>
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
#define RH_A_PSM (1 << 8) /* power switching mode */
|
|
#define RH_A_NPS (1 << 9) /* no power switching */
|
|
|
|
extern struct serial_device serial_ffuart_device;
|
|
extern struct serial_device serial_btuart_device;
|
|
extern struct serial_device serial_stuart_device;
|
|
|
|
/* ------------------------------------------------------------------------- */
|
|
|
|
/*
|
|
* Miscelaneous platform dependent initialisations
|
|
*/
|
|
|
|
void usb_board_init(void)
|
|
{
|
|
UHCHR = (UHCHR | UHCHR_PCPL | UHCHR_PSPL) &
|
|
~(UHCHR_SSEP0 | UHCHR_SSEP1 | UHCHR_SSEP2 | UHCHR_SSE);
|
|
|
|
UHCHR |= UHCHR_FSBIR;
|
|
|
|
while (UHCHR & UHCHR_FSBIR);
|
|
|
|
UHCHR &= ~UHCHR_SSE;
|
|
UHCHIE = (UHCHIE_UPRIE | UHCHIE_RWIE);
|
|
|
|
/* Clear any OTG Pin Hold */
|
|
if (PSSR & PSSR_OTGPH)
|
|
PSSR |= PSSR_OTGPH;
|
|
|
|
UHCRHDA &= ~(RH_A_NPS);
|
|
UHCRHDA |= RH_A_PSM;
|
|
|
|
/* Set port power control mask bits, only 3 ports. */
|
|
UHCRHDB |= (0x7<<17);
|
|
}
|
|
|
|
void usb_board_init_fail(void)
|
|
{
|
|
return;
|
|
}
|
|
|
|
void usb_board_stop(void)
|
|
{
|
|
UHCHR |= UHCHR_FHR;
|
|
udelay(11);
|
|
UHCHR &= ~UHCHR_FHR;
|
|
|
|
UHCCOMS |= 1;
|
|
udelay(10);
|
|
|
|
CKEN &= ~CKEN10_USBHOST;
|
|
|
|
puts("Called USB STOP\n");
|
|
return;
|
|
}
|
|
|
|
int board_init (void)
|
|
{
|
|
/* memory and cpu-speed are setup before relocation */
|
|
/* so we do _nothing_ here */
|
|
|
|
/* arch number of ConXS Board */
|
|
gd->bd->bi_arch_number = 776;
|
|
|
|
/* adress of boot parameters */
|
|
gd->bd->bi_boot_params = 0xa000003c;
|
|
|
|
return 0;
|
|
}
|
|
|
|
int board_late_init(void)
|
|
{
|
|
#if defined(CONFIG_SERIAL_MULTI)
|
|
char *console=getenv("boot_console");
|
|
|
|
if ((strcmp(console,"serial_btuart") == 0) ||
|
|
(strcmp(console,"serial_stuart") == 0) ||
|
|
(strcmp(console,"serial_ffuart") == 0)) {
|
|
setenv("stdout",console);
|
|
setenv("stdin", console);
|
|
setenv("stderr",console);
|
|
} else {
|
|
setenv("stdout", "serial");
|
|
setenv("stdin", "serial");
|
|
setenv("stderr", "serial");
|
|
}
|
|
#endif
|
|
return 0;
|
|
}
|
|
|
|
struct serial_device *default_serial_console (void)
|
|
{
|
|
return &serial_ffuart_device;
|
|
}
|
|
|
|
int dram_init (void)
|
|
{
|
|
gd->bd->bi_dram[0].start = PHYS_SDRAM_1;
|
|
gd->bd->bi_dram[0].size = PHYS_SDRAM_1_SIZE;
|
|
gd->bd->bi_dram[1].start = PHYS_SDRAM_2;
|
|
gd->bd->bi_dram[1].size = PHYS_SDRAM_2_SIZE;
|
|
gd->bd->bi_dram[2].start = PHYS_SDRAM_3;
|
|
gd->bd->bi_dram[2].size = PHYS_SDRAM_3_SIZE;
|
|
gd->bd->bi_dram[3].start = PHYS_SDRAM_4;
|
|
gd->bd->bi_dram[3].size = PHYS_SDRAM_4_SIZE;
|
|
|
|
return 0;
|
|
}
|