mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-09-11 15:23:22 +09:00
![Jean-Jacques Hiblot](/assets/img/avatar_default.png)
This uclass is intended for devices that do not need any features from the uclass, including binding children. This will typically be used by devices that are used to bind child devices but do not use dm_scan_fdt_dev() to do it. That is for example the case of several USB wrappers that have 2 child devices (1 for device and 1 for host) but bind only one at a any given time. Signed-off-by: Jean-Jacques Hiblot <jjhiblot@ti.com> Reviewed-by: Simon Glass <sjg@chromium.org>
118 lines
4.5 KiB
C
118 lines
4.5 KiB
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* Copyright (c) 2013 Google, Inc
|
|
*
|
|
* (C) Copyright 2012
|
|
* Pavel Herrmann <morpheus.ibis@gmail.com>
|
|
*/
|
|
|
|
#ifndef _DM_UCLASS_ID_H
|
|
#define _DM_UCLASS_ID_H
|
|
|
|
/* TODO(sjg@chromium.org): this could be compile-time generated */
|
|
enum uclass_id {
|
|
/* These are used internally by driver model */
|
|
UCLASS_ROOT = 0,
|
|
UCLASS_DEMO,
|
|
UCLASS_TEST,
|
|
UCLASS_TEST_FDT,
|
|
UCLASS_TEST_BUS,
|
|
UCLASS_TEST_PROBE,
|
|
UCLASS_TEST_DUMMY,
|
|
UCLASS_SPI_EMUL, /* sandbox SPI device emulator */
|
|
UCLASS_I2C_EMUL, /* sandbox I2C device emulator */
|
|
UCLASS_I2C_EMUL_PARENT, /* parent for I2C device emulators */
|
|
UCLASS_PCI_EMUL, /* sandbox PCI device emulator */
|
|
UCLASS_USB_EMUL, /* sandbox USB bus device emulator */
|
|
UCLASS_AXI_EMUL, /* sandbox AXI bus device emulator */
|
|
|
|
/* U-Boot uclasses start here - in alphabetical order */
|
|
UCLASS_ADC, /* Analog-to-digital converter */
|
|
UCLASS_AHCI, /* SATA disk controller */
|
|
UCLASS_AUDIO_CODEC, /* Audio codec with control and data path */
|
|
UCLASS_AXI, /* AXI bus */
|
|
UCLASS_BLK, /* Block device */
|
|
UCLASS_BOARD, /* Device information from hardware */
|
|
UCLASS_BOOTCOUNT, /* Bootcount backing store */
|
|
UCLASS_CACHE, /* Cache controller */
|
|
UCLASS_CLK, /* Clock source, e.g. used by peripherals */
|
|
UCLASS_CPU, /* CPU, typically part of an SoC */
|
|
UCLASS_CROS_EC, /* Chrome OS EC */
|
|
UCLASS_DISPLAY, /* Display (e.g. DisplayPort, HDMI) */
|
|
UCLASS_DMA, /* Direct Memory Access */
|
|
UCLASS_EFI, /* EFI managed devices */
|
|
UCLASS_ETH, /* Ethernet device */
|
|
UCLASS_FIRMWARE, /* Firmware */
|
|
UCLASS_FS_FIRMWARE_LOADER, /* Generic loader */
|
|
UCLASS_GPIO, /* Bank of general-purpose I/O pins */
|
|
UCLASS_HWSPINLOCK, /* Hardware semaphores */
|
|
UCLASS_I2C, /* I2C bus */
|
|
UCLASS_I2C_EEPROM, /* I2C EEPROM device */
|
|
UCLASS_I2C_GENERIC, /* Generic I2C device */
|
|
UCLASS_I2C_MUX, /* I2C multiplexer */
|
|
UCLASS_I2S, /* I2S bus */
|
|
UCLASS_IDE, /* IDE device */
|
|
UCLASS_IRQ, /* Interrupt controller */
|
|
UCLASS_KEYBOARD, /* Keyboard input device */
|
|
UCLASS_LED, /* Light-emitting diode (LED) */
|
|
UCLASS_LPC, /* x86 'low pin count' interface */
|
|
UCLASS_MAILBOX, /* Mailbox controller */
|
|
UCLASS_MASS_STORAGE, /* Mass storage device */
|
|
UCLASS_MISC, /* Miscellaneous device */
|
|
UCLASS_MMC, /* SD / MMC card or chip */
|
|
UCLASS_MOD_EXP, /* RSA Mod Exp device */
|
|
UCLASS_MTD, /* Memory Technology Device (MTD) device */
|
|
UCLASS_NOP, /* No-op devices */
|
|
UCLASS_NORTHBRIDGE, /* Intel Northbridge / SDRAM controller */
|
|
UCLASS_NVME, /* NVM Express device */
|
|
UCLASS_PANEL, /* Display panel, such as an LCD */
|
|
UCLASS_PANEL_BACKLIGHT, /* Backlight controller for panel */
|
|
UCLASS_PCH, /* x86 platform controller hub */
|
|
UCLASS_PCI, /* PCI bus */
|
|
UCLASS_PCI_GENERIC, /* Generic PCI bus device */
|
|
UCLASS_PHY, /* Physical Layer (PHY) device */
|
|
UCLASS_PINCONFIG, /* Pin configuration node device */
|
|
UCLASS_PINCTRL, /* Pinctrl (pin muxing/configuration) device */
|
|
UCLASS_PMIC, /* PMIC I/O device */
|
|
UCLASS_POWER_DOMAIN, /* (SoC) Power domains */
|
|
UCLASS_PWM, /* Pulse-width modulator */
|
|
UCLASS_PWRSEQ, /* Power sequence device */
|
|
UCLASS_RAM, /* RAM controller */
|
|
UCLASS_REGULATOR, /* Regulator device */
|
|
UCLASS_REMOTEPROC, /* Remote Processor device */
|
|
UCLASS_RESET, /* Reset controller device */
|
|
UCLASS_RTC, /* Real time clock device */
|
|
UCLASS_SCSI, /* SCSI device */
|
|
UCLASS_SERIAL, /* Serial UART */
|
|
UCLASS_SIMPLE_BUS, /* Bus with child devices */
|
|
UCLASS_SMEM, /* Shared memory interface */
|
|
UCLASS_SOUND, /* Playing simple sounds */
|
|
UCLASS_SPI, /* SPI bus */
|
|
UCLASS_SPI_FLASH, /* SPI flash */
|
|
UCLASS_SPI_GENERIC, /* Generic SPI flash target */
|
|
UCLASS_SPMI, /* System Power Management Interface bus */
|
|
UCLASS_SYSCON, /* System configuration device */
|
|
UCLASS_SYSRESET, /* System reset device */
|
|
UCLASS_TEE, /* Trusted Execution Environment device */
|
|
UCLASS_THERMAL, /* Thermal sensor */
|
|
UCLASS_TIMER, /* Timer device */
|
|
UCLASS_TPM, /* Trusted Platform Module TIS interface */
|
|
UCLASS_USB, /* USB bus */
|
|
UCLASS_USB_DEV_GENERIC, /* USB generic device */
|
|
UCLASS_USB_HUB, /* USB hub */
|
|
UCLASS_USB_GADGET_GENERIC, /* USB generic device */
|
|
UCLASS_VIDEO, /* Video or LCD device */
|
|
UCLASS_VIDEO_BRIDGE, /* Video bridge, e.g. DisplayPort to LVDS */
|
|
UCLASS_VIDEO_CONSOLE, /* Text console driver for video device */
|
|
UCLASS_VIDEO_OSD, /* On-screen display */
|
|
UCLASS_VIRTIO, /* VirtIO transport device */
|
|
UCLASS_W1, /* Dallas 1-Wire bus */
|
|
UCLASS_W1_EEPROM, /* one-wire EEPROMs */
|
|
UCLASS_WDT, /* Watchdog Timer driver */
|
|
|
|
UCLASS_COUNT,
|
|
UCLASS_INVALID = -1,
|
|
};
|
|
|
|
#endif
|