mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-06 11:16:15 +09:00
3b3ad9015e
This commit adds driver for Exynos54xx ADC subsystem. The driver is implemented using driver model, amd provides ADC uclass's methods for ADC single channel operations: - adc_start_channel() - adc_channel_data() - adc_stop() The basic parameters of ADC conversion, are: - sample rate: 600KSPS - output the data as average of 8 time conversion ADC features: - sample rate: 600KSPS - resolution: 12-bit - channels: 10 (analog multiplexer) Signed-off-by: Przemyslaw Marczak <p.marczak@samsung.com> Cc: Minkyu Kang <mk7.kang@samsung.com> Cc: Simon Glass <sjg@chromium.org> Signed-off-by: Minkyu Kang <mk7.kang@samsung.com>
22 lines
765 B
Plaintext
22 lines
765 B
Plaintext
config ADC
|
|
bool "Enable ADC drivers using Driver Model"
|
|
help
|
|
This enables ADC API for drivers, which allows driving ADC features
|
|
by single and multi-channel methods for:
|
|
- start/stop/get data for conversion of a single-channel selected by
|
|
a number or multi-channels selected by a bitmask
|
|
- get data mask (ADC resolution)
|
|
ADC reference Voltage supply options:
|
|
- methods for get Vdd/Vss reference Voltage values with polarity
|
|
- support supply's phandle with auto-enable
|
|
- supply polarity setting in fdt
|
|
|
|
config ADC_EXYNOS
|
|
bool "Enable Exynos 54xx ADC driver"
|
|
help
|
|
This enables basic driver for Exynos ADC compatible with Exynos54xx.
|
|
It provides:
|
|
- 10 analog input channels
|
|
- 12-bit resolution
|
|
- 600 KSPS of sample rate
|