mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-17 07:28:51 +09:00
![Vignesh R](/assets/img/avatar_default.png)
According to Section 11.15.4.9.2 Indirect Write Controller of K2G SoC TRM SPRUHY8D[1], the external master is only permitted to issue 32-bit data interface writes until the last word of an indirect transfer otherwise indirect writes is known to fails sometimes. So, make sure that QSPI indirect writes are 32 bit sized except for the last write. If the txbuf is unaligned then use bounce buffer to avoid data aborts. So, now that the driver uses bounce_buffer, enable CONFIG_BOUNCE_BUFFER for all boards that use Cadence QSPI driver. [1]www.ti.com/lit/ug/spruhy8d/spruhy8d.pdf Signed-off-by: Vignesh R <vigneshr@ti.com> Reviewed-by: Marek Vasut <marex@denx.de> Reviewed-by: Jagan Teki <jagan@openedev.com>
84 lines
2.4 KiB
C
84 lines
2.4 KiB
C
/*
|
|
* Configuration header file for TI's k2g-evm
|
|
*
|
|
* (C) Copyright 2015
|
|
* Texas Instruments Incorporated, <www.ti.com>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#ifndef __CONFIG_K2G_EVM_H
|
|
#define __CONFIG_K2G_EVM_H
|
|
|
|
/* Platform type */
|
|
#define CONFIG_SOC_K2G
|
|
|
|
/* U-Boot general configuration */
|
|
#define CONFIG_EXTRA_ENV_KS2_BOARD_SETTINGS \
|
|
DEFAULT_MMC_TI_ARGS \
|
|
DEFAULT_PMMC_BOOT_ENV \
|
|
DEFAULT_FW_INITRAMFS_BOOT_ENV \
|
|
"boot=mmc\0" \
|
|
"console=ttyS0,115200n8\0" \
|
|
"bootpart=0:2\0" \
|
|
"bootdir=/boot\0" \
|
|
"rd_spec=-\0" \
|
|
"args_ubi=setenv bootargs ${bootargs} rootfstype=ubifs " \
|
|
"root=ubi0:rootfs rootflags=sync rw ubi.mtd=ubifs,2048\0" \
|
|
"name_fdt=keystone-k2g-evm.dtb\0" \
|
|
"name_mon=skern-k2g.bin\0" \
|
|
"name_ubi=k2g-evm-ubifs.ubi\0" \
|
|
"name_uboot=u-boot-spi-k2g-evm.gph\0" \
|
|
"init_mmc=run args_all args_mmc\0" \
|
|
"init_fw_rd_mmc=load mmc ${bootpart} ${rdaddr} " \
|
|
"${bootdir}/${name_fw_rd}; run set_rd_spec\0" \
|
|
"soc_variant=k2g\0" \
|
|
"get_fdt_mmc=load mmc ${bootpart} ${fdtaddr} ${bootdir}/${name_fdt}\0"\
|
|
"get_kern_mmc=load mmc ${bootpart} ${loadaddr} " \
|
|
"${bootdir}/${name_kern}\0" \
|
|
"get_mon_mmc=load mmc ${bootpart} ${addr_mon} ${bootdir}/${name_mon}\0"\
|
|
"name_fs=arago-base-tisdk-image-k2g-evm.cpio\0"
|
|
|
|
#define CONFIG_BOOTCOMMAND \
|
|
"run envboot; " \
|
|
"run set_name_pmmc init_${boot} init_fw_rd_${boot} " \
|
|
"get_pmmc_${boot} run_pmmc get_mon_${boot} run_mon " \
|
|
"get_fdt_${boot} get_kern_${boot} run_kern"
|
|
|
|
#include <configs/ti_armv7_keystone2.h>
|
|
|
|
/* SPL SPI Loader Configuration */
|
|
#define CONFIG_SPL_TEXT_BASE 0x0c080000
|
|
|
|
/* NAND Configuration */
|
|
#define CONFIG_SYS_NAND_PAGE_2K
|
|
|
|
/* Network */
|
|
#define CONFIG_KSNET_NETCP_V1_5
|
|
#define CONFIG_KSNET_CPSW_NUM_PORTS 2
|
|
#define CONFIG_KSNET_MDIO_PHY_CONFIG_ENABLE
|
|
#define CONFIG_PHY_MICREL
|
|
#define PHY_ANEG_TIMEOUT 10000 /* PHY needs longer aneg time */
|
|
|
|
/* MMC/SD */
|
|
#define CONFIG_GENERIC_MMC
|
|
#define CONFIG_OMAP_HSMMC
|
|
|
|
#undef CONFIG_ENV_IS_IN_NAND
|
|
#define CONFIG_ENV_IS_IN_FAT
|
|
#define FAT_ENV_INTERFACE "mmc"
|
|
#define FAT_ENV_DEVICE_AND_PART "0:1"
|
|
#define FAT_ENV_FILE "uboot.env"
|
|
|
|
#define CONFIG_SF_DEFAULT_BUS 1
|
|
#define CONFIG_SF_DEFAULT_CS 0
|
|
|
|
#ifndef CONFIG_SPL_BUILD
|
|
#define CONFIG_CADENCE_QSPI
|
|
#define CONFIG_CQSPI_REF_CLK 384000000
|
|
#define CONFIG_CQSPI_DECODER 0x0
|
|
#define CONFIG_BOUNCE_BUFFER
|
|
#endif
|
|
|
|
#endif /* __CONFIG_K2G_EVM_H */
|