mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-05 10:46:15 +09:00
256df1e1c6
This board is based on Intel Tangier SoC (Intel Merrifield platform) and may utilize ACPI powerfulness. Bring minimum support by appending initial DSDT table for it. Note, the addresses for generated tables are carefully chosen to avoid any conflicts with existing shadowed BIOS data. The user have somewhat like ~31 kB available for compiled ACPI tables that ought to be enough. Reviewed-by: Bin Meng <bmeng.cn@gmail.com> Signed-off-by: Andy Shevchenko <andriy.shevchenko@linux.intel.com>
61 lines
1.2 KiB
C
61 lines
1.2 KiB
C
/*
|
|
* Copyright (c) 2017 Intel Corp.
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#ifndef __CONFIG_H
|
|
#define __CONFIG_H
|
|
|
|
#include <asm/ibmpc.h>
|
|
|
|
/* ACPI */
|
|
#define CONFIG_LAST_STAGE_INIT
|
|
|
|
/* Boot */
|
|
#define CONFIG_BOOTCOMMAND "run bootcmd"
|
|
|
|
/* DISK Partition support */
|
|
|
|
/* Miscellaneous configurable options */
|
|
#define CONFIG_SYS_LONGHELP
|
|
|
|
#define CONFIG_SYS_CBSIZE 2048
|
|
#define CONFIG_SYS_MAXARGS 128
|
|
#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
|
|
|
|
#define CONFIG_AUTO_COMPLETE
|
|
|
|
/* Memory */
|
|
#define CONFIG_SYS_LOAD_ADDR 0x100000
|
|
#define CONFIG_PHYSMEM
|
|
|
|
#define CONFIG_NR_DRAM_BANKS 3
|
|
|
|
#define CONFIG_SYS_STACK_SIZE (32 * 1024)
|
|
|
|
#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
|
|
#define CONFIG_SYS_MONITOR_LEN (256 * 1024)
|
|
|
|
#define CONFIG_SYS_MALLOC_LEN (128 * 1024 * 1024)
|
|
|
|
#define CONFIG_SYS_MEMTEST_START 0x00100000
|
|
#define CONFIG_SYS_MEMTEST_END 0x01000000
|
|
|
|
/* Environment */
|
|
#define CONFIG_SYS_MMC_ENV_DEV 0
|
|
#define CONFIG_SYS_MMC_ENV_PART 0
|
|
#define CONFIG_ENV_SIZE (64 * 1024)
|
|
#define CONFIG_ENV_OFFSET (3 * 1024 * 1024)
|
|
#define CONFIG_ENV_OFFSET_REDUND (6 * 1024 * 1024)
|
|
#define CONFIG_SUPPORT_EMMC_BOOT
|
|
|
|
/* PCI */
|
|
#define CONFIG_CMD_PCI
|
|
|
|
/* RTC */
|
|
#define CONFIG_SYS_ISA_IO_BASE_ADDRESS 0
|
|
#define CONFIG_RTC_MC146818
|
|
|
|
#endif
|