mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-09-19 03:03:22 +09:00
0990c894cc
With DDR4, Intel SOCs take quite a long time to init their memory. During this time, if the user is watching, it looks like SPL has hung. Add a message in this case. This works by adding a return code to fspm_update_config() that indicates whether MRC data was found and a new property to the device tree. Also add one more debug message while starting. Signed-off-by: Simon Glass <sjg@chromium.org> Reviewed-by: Bin Meng <bmeng.cn@gmail.com> Reviewed-by: Wolfgang Wallner <wolfgang.wallner@br-automation.com> Tested-by: Wolfgang Wallner <wolfgang.wallner@br-automation.com> |
||
|---|---|---|
| .. | ||
| include | ||
| microcode | ||
| bayleybay.dts | ||
| baytrail_som-db5800-som-6867.dts | ||
| cherryhill.dts | ||
| chromebook_coral.dts | ||
| chromebook_link.dts | ||
| chromebook_samus.dts | ||
| chromebox_panther.dts | ||
| conga-qeval20-qa3-e3845.dts | ||
| coreboot-u-boot.dtsi | ||
| coreboot.dts | ||
| cougarcanyon2.dts | ||
| crownbay.dts | ||
| dfi-bt700-q7x-151.dts | ||
| dfi-bt700.dtsi | ||
| edison.dts | ||
| efi-x86_app.dts | ||
| efi-x86_payload.dts | ||
| emulation-u-boot.dtsi | ||
| galileo.dts | ||
| keyboard.dtsi | ||
| Makefile | ||
| minnowmax.dts | ||
| pcspkr.dtsi | ||
| qemu-x86_i440fx.dts | ||
| qemu-x86_q35.dts | ||
| quark-u-boot.dtsi | ||
| reset.dtsi | ||
| rtc.dtsi | ||
| serial.dtsi | ||
| skeleton.dtsi | ||
| slimbootloader.dts | ||
| theadorable-x86-dfi-bt700.dts | ||
| tsc_timer.dtsi | ||
| u-boot.dtsi | ||