mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-20 17:08:52 +09:00
![Kever Yang](/assets/img/avatar_default.png)
Since we move the ATF bl31 entry for 64bit CPUs to 0x40000, we need to limit the SPL size in 0x40000(start from 0) so that we don't need to do the relocate for ATF loading. Note that there will be separate BSS, STACK and MALLOC heap, so the size 0x40000(256KB) should be enough for SPL text. Signed-off-by: Kever Yang <kever.yang@rock-chips.com>
53 lines
1.2 KiB
C
53 lines
1.2 KiB
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* Copyright (c) 2016 Andreas Färber
|
|
*/
|
|
|
|
#ifndef __CONFIG_RK3368_COMMON_H
|
|
#define __CONFIG_RK3368_COMMON_H
|
|
|
|
#include "rockchip-common.h"
|
|
|
|
#define CONFIG_SYS_CACHELINE_SIZE 64
|
|
|
|
#include <asm/arch-rockchip/hardware.h>
|
|
#include <linux/sizes.h>
|
|
|
|
#define CONFIG_SYS_SDRAM_BASE 0
|
|
#define SDRAM_MAX_SIZE 0xff000000
|
|
#define CONFIG_BAUDRATE 115200
|
|
#define CONFIG_SYS_CBSIZE 1024
|
|
#define CONFIG_SKIP_LOWLEVEL_INIT
|
|
|
|
#define CONFIG_ROCKCHIP_STIMER_BASE 0xff830020
|
|
#define COUNTER_FREQUENCY 24000000
|
|
|
|
#define CONFIG_IRAM_BASE 0xff8c0000
|
|
|
|
#define CONFIG_SYS_INIT_SP_ADDR 0x00300000
|
|
#define CONFIG_SYS_LOAD_ADDR 0x00280000
|
|
|
|
#define CONFIG_SPL_MAX_SIZE 0x40000
|
|
#define CONFIG_SPL_BSS_START_ADDR 0x400000
|
|
#define CONFIG_SPL_BSS_MAX_SIZE 0x20000
|
|
#define CONFIG_SPL_STACK 0x00188000
|
|
|
|
#ifndef CONFIG_SPL_BUILD
|
|
#define ENV_MEM_LAYOUT_SETTINGS \
|
|
"scriptaddr=0x00500000\0" \
|
|
"pxefile_addr_r=0x00600000\0" \
|
|
"fdt_addr_r=0x5600000\0" \
|
|
"kernel_addr_r=0x280000\0" \
|
|
"ramdisk_addr_r=0x5bf0000\0"
|
|
|
|
#include <config_distro_bootcmd.h>
|
|
|
|
#define CONFIG_EXTRA_ENV_SETTINGS \
|
|
"fdtfile=" CONFIG_DEFAULT_DEVICE_TREE ".dtb\0" \
|
|
ENV_MEM_LAYOUT_SETTINGS \
|
|
BOOTENV
|
|
|
|
#endif
|
|
|
|
#endif
|