mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-06 19:26:16 +09:00
e5cb6bd9a2
Patch "ARM: rmobile: Mark 4-64GiB as DRAM on Gen3" marked the entire
64bit DRAM space as cachable. On CortexA57, this might result in odd
side effects, where the CPU tries to prefetch from those areas and if
there is no DRAM backing them, CPU bus hang can happen.
This patch fixes it by generating the mem_map structure based on the
actual memory layout obtained from the DT, thus not marking areas
without any DRAM behind them as cachable.
Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.com>
Fixes: c1ec347638 ("ARM: rmobile: Mark 4-64GiB as DRAM on Gen3")
Cc: Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
86 lines
2.0 KiB
C
86 lines
2.0 KiB
C
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* (C) Copyright 2012 Nobuhiro Iwamatsu <nobuhiro.iwamatsu.yj@renesas.com>
|
|
* (C) Copyright 2012 Renesas Solutions Corp.
|
|
*/
|
|
#include <common.h>
|
|
#include <asm/io.h>
|
|
|
|
/* R-Car Gen3 caches are enabled in memmap-gen3.c */
|
|
#ifndef CONFIG_RCAR_GEN3
|
|
#ifdef CONFIG_ARCH_CPU_INIT
|
|
int arch_cpu_init(void)
|
|
{
|
|
icache_enable();
|
|
return 0;
|
|
}
|
|
#endif
|
|
|
|
#ifndef CONFIG_SYS_DCACHE_OFF
|
|
void enable_caches(void)
|
|
{
|
|
dcache_enable();
|
|
}
|
|
#endif
|
|
#endif
|
|
|
|
#ifdef CONFIG_DISPLAY_CPUINFO
|
|
static u32 __rmobile_get_cpu_type(void)
|
|
{
|
|
return 0x0;
|
|
}
|
|
u32 rmobile_get_cpu_type(void)
|
|
__attribute__((weak, alias("__rmobile_get_cpu_type")));
|
|
|
|
static u32 __rmobile_get_cpu_rev_integer(void)
|
|
{
|
|
return 0;
|
|
}
|
|
u32 rmobile_get_cpu_rev_integer(void)
|
|
__attribute__((weak, alias("__rmobile_get_cpu_rev_integer")));
|
|
|
|
static u32 __rmobile_get_cpu_rev_fraction(void)
|
|
{
|
|
return 0;
|
|
}
|
|
u32 rmobile_get_cpu_rev_fraction(void)
|
|
__attribute__((weak, alias("__rmobile_get_cpu_rev_fraction")));
|
|
|
|
/* CPU infomation table */
|
|
static const struct {
|
|
u16 cpu_type;
|
|
u8 cpu_name[10];
|
|
} rmobile_cpuinfo[] = {
|
|
{ RMOBILE_CPU_TYPE_SH73A0, "SH73A0" },
|
|
{ RMOBILE_CPU_TYPE_R8A7740, "R8A7740" },
|
|
{ RMOBILE_CPU_TYPE_R8A7790, "R8A7790" },
|
|
{ RMOBILE_CPU_TYPE_R8A7791, "R8A7791" },
|
|
{ RMOBILE_CPU_TYPE_R8A7792, "R8A7792" },
|
|
{ RMOBILE_CPU_TYPE_R8A7793, "R8A7793" },
|
|
{ RMOBILE_CPU_TYPE_R8A7794, "R8A7794" },
|
|
{ RMOBILE_CPU_TYPE_R8A7795, "R8A7795" },
|
|
{ RMOBILE_CPU_TYPE_R8A7796, "R8A7796" },
|
|
{ RMOBILE_CPU_TYPE_R8A77965, "R8A77965" },
|
|
{ RMOBILE_CPU_TYPE_R8A77970, "R8A77970" },
|
|
{ RMOBILE_CPU_TYPE_R8A77990, "R8A77990" },
|
|
{ RMOBILE_CPU_TYPE_R8A77995, "R8A77995" },
|
|
{ 0x0, "CPU" },
|
|
};
|
|
|
|
int print_cpuinfo(void)
|
|
{
|
|
int i = 0;
|
|
u32 cpu_type = rmobile_get_cpu_type();
|
|
for (; i < ARRAY_SIZE(rmobile_cpuinfo); i++) {
|
|
if (rmobile_cpuinfo[i].cpu_type == cpu_type) {
|
|
printf("CPU: Renesas Electronics %s rev %d.%d\n",
|
|
rmobile_cpuinfo[i].cpu_name,
|
|
rmobile_get_cpu_rev_integer(),
|
|
rmobile_get_cpu_rev_fraction());
|
|
break;
|
|
}
|
|
}
|
|
return 0;
|
|
}
|
|
#endif /* CONFIG_DISPLAY_CPUINFO */
|