mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-30 22:08:52 +09:00
![Xu Ziyuan](/assets/img/avatar_default.png)
The total FIFO size of some SoCs may be different from the existen, this patch supports fifo size setting from platform data. Signed-off-by: Ziyuan Xu <xzy.xu@rock-chips.com> Acked-by: Simon Glass <sjg@chromium.org>
31 lines
684 B
C
31 lines
684 B
C
/*
|
|
* drivers/usb/gadget/dwc2_udc.h
|
|
* Designware DWC2 on-chip full/high speed USB device controllers
|
|
* Copyright (C) 2005 for Samsung Electronics
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#ifndef __DWC2_USB_GADGET
|
|
#define __DWC2_USB_GADGET
|
|
|
|
#define PHY0_SLEEP (1 << 5)
|
|
|
|
struct dwc2_plat_otg_data {
|
|
void *priv;
|
|
int phy_of_node;
|
|
int (*phy_control)(int on);
|
|
unsigned int regs_phy;
|
|
unsigned int regs_otg;
|
|
unsigned int usb_phy_ctrl;
|
|
unsigned int usb_flags;
|
|
unsigned int usb_gusbcfg;
|
|
unsigned int rx_fifo_sz;
|
|
unsigned int np_tx_fifo_sz;
|
|
unsigned int tx_fifo_sz;
|
|
};
|
|
|
|
int dwc2_udc_probe(struct dwc2_plat_otg_data *pdata);
|
|
|
|
#endif /* __DWC2_USB_GADGET */
|